数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

3.0-VLVCMOS 数据表(PDF) 22 Page - Altera Corporation

部件名 3.0-VLVCMOS
功能描述  This chapterdescribes the electric characteristics, switching characteristics,and I/O timing for Cyclone III devices. A glossary is also included for your reference
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ALTERA [Altera Corporation]
网页  http://www.altera.com
标志 ALTERA - Altera Corporation

3.0-VLVCMOS 数据表(HTML) 22 Page - Altera Corporation

Back Button 3.0-VLVCMOS Datasheet HTML 18Page - Altera Corporation 3.0-VLVCMOS Datasheet HTML 19Page - Altera Corporation 3.0-VLVCMOS Datasheet HTML 20Page - Altera Corporation 3.0-VLVCMOS Datasheet HTML 21Page - Altera Corporation 3.0-VLVCMOS Datasheet HTML 22Page - Altera Corporation 3.0-VLVCMOS Datasheet HTML 23Page - Altera Corporation 3.0-VLVCMOS Datasheet HTML 24Page - Altera Corporation 3.0-VLVCMOS Datasheet HTML 25Page - Altera Corporation 3.0-VLVCMOS Datasheet HTML 26Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 34 page
background image
1–22
Chapter 1: Cyclone III Device Datasheet
Switching Characteristics
Cyclone III Device Handbook
July 2012
Altera Corporation
Volume 2
External Memory Interface Specifications
Cyclone III devices support external memory interfaces up to 200 MHz. The external
memory interfaces for Cyclone III devices are auto-calibrating and easy to implement.
f For more information about external memory system performance specifications,
board design guidelines, timing analysis, simulation, and debugging information,
refer to Literature: External Memory Interfaces.
Output jitter
(peak to peak)
500
500
550
ps
tLOCK (2)
1—1—1
ms
Notes to Table 1–30:
(1) Emulated LVDS transmitter is supported at the output pin of all I/O banks.
(2) tLOCK is the time required for the PLL to lock from the end of device configuration.
Table 1–31. Cyclone III Devices LVDS Receiver Timing Specifications (1)
Symbol
Modes
C6
C7, I7
C8, A7
Unit
Min
Max
Min
Max
Min
Max
fHSCLK (input
clock frequency)
×10
5
437.5
5
370
5
320
MHz
×8
5
437.5
5
370
5
320
MHz
×7
5
437.5
5
370
5
320
MHz
×4
5
437.5
5
370
5
320
MHz
×2
5
437.5
5
370
5
320
MHz
×1
5
437.5
5
402.5
5
402.5
MHz
HSIODR
×10
100
875
100
740
100
640
Mbps
×8
80
875
80
740
80
640
Mbps
×7
70
875
70
740
70
640
Mbps
×4
40
875
40
740
40
640
Mbps
×2
20
875
20
740
20
640
Mbps
×1
10
437.5
10
402.5
10
402.5
Mbps
SW
400
400
400
ps
Input jitter
tolerance
500
500
550
ps
tLOCK (2)
—1—1—
1
ms
Notes to Table 1–31:
(1) LVDS receiver is supported at all banks.
(2) tLOCK is the time required for the PLL to lock from the end of device configuration.
Table 1–30. Cyclone III Devices Emulated LVDS Transmitter Timing Specifications (1) (Part 2 of 2)
Symbol
Modes
C6
C7, I7
C8, A7
Unit
Min
Max
Min
Max
Min
Max



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com