数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

5CSXC4 数据表(PDF) 46 Page - Altera Corporation

部件名 5CSXC4
功能描述  Cyclone V Device Handbook
PDF  74 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ALTERA [Altera Corporation]
网页  http://www.altera.com
标志 ALTERA - Altera Corporation

5CSXC4 数据表(HTML) 46 Page - Altera Corporation

Back Button 5CSXC4 Datasheet HTML 42Page - Altera Corporation 5CSXC4 Datasheet HTML 43Page - Altera Corporation 5CSXC4 Datasheet HTML 44Page - Altera Corporation 5CSXC4 Datasheet HTML 45Page - Altera Corporation 5CSXC4 Datasheet HTML 46Page - Altera Corporation 5CSXC4 Datasheet HTML 47Page - Altera Corporation 5CSXC4 Datasheet HTML 48Page - Altera Corporation 5CSXC4 Datasheet HTML 49Page - Altera Corporation 5CSXC4 Datasheet HTML 50Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 74 page
background image
2–16
Chapter 2: Device Datasheet for Cyclone V Devices
Switching Characteristics
Cyclone V Device Handbook
February 2012
Altera Corporation
Volume 1: Device Overview and Datasheet
Transmitter
Supported I/O
Standards
1.5 V PCML
Data rate
614
3125
614
3125
614
2500
Mbps
VOCM
650
650
650
mV
Differential on-chip
termination resistors
85
−Ω setting
85
85
85
Ω
100
−Ω setting
100
100
100
Ω
120
−Ω setting
120
120
120
Ω
150-
Ω setting
150
150
150
Ω
Rise time (6)
30
160
30
160
30
160
ps
Fall time (6)
30
160
30
160
30
160
ps
CMU PLL
Supported data range
614
3125
614
3125
614
2500
Mbps
Transceiver-FPGA Fabric Interface
Interface speed
(single-width mode)
25
187.5
25
163.84
25
156.25
MHz
Interface speed
(double-width mode)
25
163.84
25
163.84
25
156.25
MHz
Notes to Table 2–20:
(1) Differential LVPECL signal levels must comply to the minimum and maximum peak-to-peak differential input voltage specified in this table.
(2) The reference clock common mode voltage is equal to the VCCR_GXB power supply level.
(3) The device cannot tolerate prolonged operation at this absolute maximum.
(4) The differential eye opening specification at the receiver input pins assumes that you have disabled the Receiver Equalization feature. If you enable the
Receiver Equalization feature, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.
(5) The rate matcher supports only up to
±300 parts per million (ppm).
(6) The Quartus II software automatically selects the appropriate slew rate depending on the configured data rate or functional mode.
Table 2–20. Transceiver Specifications for Cyclone V GX Devices—Preliminary (Part 3 of 3)
Symbol/
Description
Conditions
C6
Speed Grade
C7, I7
Speed Grade
C8, A7
Speed Grade
Unit
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com