数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

5CSXC4 数据表(PDF) 8 Page - Altera Corporation

部件名 5CSXC4
功能描述  Cyclone V Device Handbook
PDF  74 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ALTERA [Altera Corporation]
网页  http://www.altera.com
标志 ALTERA - Altera Corporation

5CSXC4 数据表(HTML) 8 Page - Altera Corporation

Back Button 5CSXC4 Datasheet HTML 4Page - Altera Corporation 5CSXC4 Datasheet HTML 5Page - Altera Corporation 5CSXC4 Datasheet HTML 6Page - Altera Corporation 5CSXC4 Datasheet HTML 7Page - Altera Corporation 5CSXC4 Datasheet HTML 8Page - Altera Corporation 5CSXC4 Datasheet HTML 9Page - Altera Corporation 5CSXC4 Datasheet HTML 10Page - Altera Corporation 5CSXC4 Datasheet HTML 11Page - Altera Corporation 5CSXC4 Datasheet HTML 12Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 74 page
background image
1–2
Chapter 1: Overview for Cyclone V Device Family
Cyclone V Features Summary
Cyclone V Device Handbook
February 2012
Altera Corporation
Volume 1: Device Overview and Datasheet
Cyclone V Features Summary
Some of the key features of the Cyclone V devices include:
Built-in hard IP blocks
Support for all mainstream single-ended and differential I/O standards including
3.3 V at up to 16 mA drive strengths
HPS for the Cyclone V SE, SX, and ST variants
Comprehensive design protection features to protect your valuable IP investments
Lowest system cost advantage—requires only two core voltages to operate, are
available in low-cost wirebond packaging, and includes innovative cost saving
features such as Configuration via Protocol (CvP) and partial reconfiguration
Table 1–1 lists a summary of the Cyclone V features.
Table 1–1. Summary of Features for Cyclone V Devices (Part 1 of 2)
Feature
Details
Technology
TSMC’s 28-nm low power (28LP) process technology
1.1-V core voltage
Low-power
high-speed serial
interface
614 Mbps to 5.0 Gbps integrated transceiver speed
Transmitter pre-emphasis and receiver equalization
Dynamic partial reconfiguration of individual channels
FPGA
General-purpose
I/Os (GPIOs)
875 Mbps LVDS receiver and 840 Mbps LVDS transmitter
400 MHz/800 Mbps external memory interface
On-chip termination (OCT)
3.3-V support with up to 16 mA drive strength
Hard IP blocks
Embedded
transceiver I/O
PCI Express® (PCIe®) Gen2 (x1 or x2) and Gen1 (x1, x2, or x4) hard IP with
multifunction support, endpoint, and root port
Variable-precision
DSP
Native support for three signal processing precision levels (three 9 x 9s, two
18 x 19s, or one 27 x 27 multiplier) in the same variable-precision DSP block
64-bit accumulator and cascade
Embedded internal coefficient memory
Preadder/subtractor for improved efficiency
Memory controller
DDR3, DDR2, LPDDR, and LPDDR2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com