数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AM8530 数据表(PDF) 35 Page - Advanced Micro Devices

部件名 AM8530
功能描述  Serial Communications Controller
PDF  194 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMD [Advanced Micro Devices]
网页  http://www.amd.com
标志 AMD - Advanced Micro Devices

AM8530 数据表(HTML) 35 Page - Advanced Micro Devices

Back Button AM8530 Datasheet HTML 31Page - Advanced Micro Devices AM8530 Datasheet HTML 32Page - Advanced Micro Devices AM8530 Datasheet HTML 33Page - Advanced Micro Devices AM8530 Datasheet HTML 34Page - Advanced Micro Devices AM8530 Datasheet HTML 35Page - Advanced Micro Devices AM8530 Datasheet HTML 36Page - Advanced Micro Devices AM8530 Datasheet HTML 37Page - Advanced Micro Devices AM8530 Datasheet HTML 38Page - Advanced Micro Devices AM8530 Datasheet HTML 39Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 194 page
background image
I/O Programming Functional Description
AMD
3–4
INT on 1st Rx Char. or
Special Condition
INT on All Rx Char. or
Special Condition
Rx Int on Special
Condition only
Parity
Transmit Buffer Empty
Zero Count
DCD
SYNC/HUNT
CTS
Tx Underrun/EOM
Break/Abort
SCC
Interrupt
External/Status
Interrupt
Sources
Transmitter
Interrupt
Source
Receiver
Interrupt
Sources
Figure 3–1. SCC Interrupts
Table 3–1. Interrupt Source Priority
Receiver Channel A
High
Transmit Channel A
External/Status Channel A
↓
Receiver Channel B
↓
Transmit Channel B
External/Status Channel B
Low
3.4
INTERRUPT CONTROL
In addition to the MIE bit that enables or disables all SCC interrupts, three control/status
bits are associated with each interrupt source internal to the SCC. These are the Interrupt
Enable (IE), the Interrupt Pending (IP), and the Interrupt Under Service (IUS) bits. Simi-
larly, lower-priority devices on the external daisy chain can be prevented from requesting
interrupts via the Disable Lower Chain bit in WR9 (D2).
3.4.1
Interrupt Enable Bit
The Interrupt Enable (IE) bits are written by the processor and serve to control interrupt
requests from each interrupt source on the SCC. If the IE bit is set to ‘1’ for an interrupt
source, then that source may cause an interrupt request providing all of the necessary
conditions are met. If the IE bit is reset, no interrupt request will be generated by that
source. The IE bits are write-only and are programmed in WR1 as follows.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com