STM32F415VG datasheet(139/186 Pages) STMICROELECTRONICS

139 / 186 page

DocID022063 Rev 4

139/186

STM32F415xx, STM32F417xx

Electrical characteristics

Asynchronous waveforms and timings

Figure 55 through Figure 58 represent asynchronous waveforms and Table 75 through

Table 78 provide the corresponding timings. The results shown in these tables are obtained

with the following FSMC configuration:

•

AddressSetupTime = 1

•

AddressHoldTime = 0x1

•

DataSetupTime = 0x1

•

BusTurnAroundDuration = 0x0

In all timing tables, the THCLK is the HCLK clock period.

Figure 55. Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms

1. Mode 2/B, C and D only. In Mode 1, FSMC_NADV is not used.

Table 75. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings(1)(2)

Symbol

Parameter

Min

Max

Unit

tw(NE)

FSMC_NE low time

2THCLK–0.5 2 THCLK+1

tv(NOE_NE)

FSMC_NEx low to FSMC_NOE low

0.5

tw(NOE)

FSMC_NOE low time

2THCLK–2 2THCLK+ 2

th(NE_NOE)

FSMC_NOE high to FSMC_NE high hold time

tv(A_NE)

FSMC_NEx low to FSMC_A valid

4.5

th(A_NOE)

Address hold time after FSMC_NOE high

Data

FSMC_NE

FSMC_NBL[1:0]

FSMC_D[15:0]

tv(BL_NE)

t h(Data_NE)

FSMC_NOE

Address

FSMC_A[25:0]

tv(A_NE)

FSMC_NWE

tsu(Data_NE)

tw(NE)

ai14991c

w(NOE)

tv(NOE_NE)

t h(NE_NOE)

th(Data_NOE)

t h(A_NOE)

t h(BL_NOE)

tsu(Data_NOE)

FSMC_NADV(1)

t v(NADV_NE)

tw(NADV)

STM32F415VG 数据表(PDF) 139 Page - STMicroelectronics

STM32F415VG 数据表(HTML) 139 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载