数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32F415VG 数据表(PDF) 143 Page - STMicroelectronics

部件名 STM32F415VG
功能描述  ARM Cortex-M4 32b MCUFPU, 210DMIPS, up to 1MB Flash
PDF  186 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32F415VG 数据表(HTML) 143 Page - STMicroelectronics

Back Button STM32F415VG Datasheet HTML 139Page - STMicroelectronics STM32F415VG Datasheet HTML 140Page - STMicroelectronics STM32F415VG Datasheet HTML 141Page - STMicroelectronics STM32F415VG Datasheet HTML 142Page - STMicroelectronics STM32F415VG Datasheet HTML 143Page - STMicroelectronics STM32F415VG Datasheet HTML 144Page - STMicroelectronics STM32F415VG Datasheet HTML 145Page - STMicroelectronics STM32F415VG Datasheet HTML 146Page - STMicroelectronics STM32F415VG Datasheet HTML 147Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 143 / 186 page
background image
DocID022063 Rev 4
143/186
STM32F415xx, STM32F417xx
Electrical characteristics
Synchronous waveforms and timings
Figure 59 through Figure 62 represent synchronous waveforms and Table 80 through
Table 82 provide the corresponding timings. The results shown in these tables are obtained
with the following FSMC configuration:
BurstAccessMode = FSMC_BurstAccessMode_Enable;
MemoryType = FSMC_MemoryType_CRAM;
WriteBurst = FSMC_WriteBurst_Enable;
CLKDivision = 1; (0 is not supported, see the STM32F40xxx/41xxx reference manual)
DataLatency = 1 for NOR Flash; DataLatency = 0 for PSRAM
In all timing tables, the THCLK is the HCLK clock period (with maximum
FSMC_CLK = 60 MHz).
th(NE_NWE)
FSMC_NWE high to FSMC_NE high hold time
THCLK
-ns
tv(A_NE)
FSMC_NEx low to FSMC_A valid
-
0
ns
tv(NADV_NE)
FSMC_NEx low to FSMC_NADV low
1
2
ns
tw(NADV)
FSMC_NADV low time
THCLK– 2
THCLK+ 1
ns
th(AD_NADV)
FSMC_AD(address) valid hold time after
FSMC_NADV high)
THCLK–2
-
ns
th(A_NWE)
Address hold time after FSMC_NWE high
THCLK
-ns
th(BL_NWE)
FSMC_BL hold time after FSMC_NWE high
THCLK–2
-
ns
tv(BL_NE)
FSMC_NEx low to FSMC_BL valid
-
1.5
ns
tv(Data_NADV) FSMC_NADV high to Data valid
-
THCLK–0.5
ns
th(Data_NWE)
Data hold time after FSMC_NWE high
THCLK
-ns
1. CL = 30 pF.
2. Based on characterization, not tested in production.
Table 78. Asynchronous multiplexed PSRAM/NOR write timings(1)(2)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com