数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ACT8810 数据表(PDF) 16 Page - Active-Semi, Inc

部件名 ACT8810
功能描述  Eight Channel ActivePathTM Power Management IC
PDF  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ACTIVE-SEMI [Active-Semi, Inc]
网页  http://www.active-semi.com
标志 ACTIVE-SEMI - Active-Semi, Inc

ACT8810 数据表(HTML) 16 Page - Active-Semi, Inc

Back Button ACT8810 Datasheet HTML 12Page - Active-Semi, Inc ACT8810 Datasheet HTML 13Page - Active-Semi, Inc ACT8810 Datasheet HTML 14Page - Active-Semi, Inc ACT8810 Datasheet HTML 15Page - Active-Semi, Inc ACT8810 Datasheet HTML 16Page - Active-Semi, Inc ACT8810 Datasheet HTML 17Page - Active-Semi, Inc ACT8810 Datasheet HTML 18Page - Active-Semi, Inc ACT8810 Datasheet HTML 19Page - Active-Semi, Inc ACT8810 Datasheet HTML 20Page - Active-Semi, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 54 page
background image
SYSTEM MANAGEMENT
ACT8810
Rev 9, 15-Nov-12
Innovative Power
TM
- 16 -
www.active-semi.com
Copyright © 2012 Active-Semi, Inc.
ActivePMU
TM and ActivePathTM are trademarks of Active-Semi.
I
2CTM is a trademark of NXP.
Sequence D
The ACT8810QJ4## which is set with “sequence
D“, has a system startup is initiated whenever the
following condition occurs:
1) nPBIN is pushed low via 100kΩ resistance,
When
ever
this
condition
exists,
the
ACT8810QJ4##
begins
its
system
startup
procedure by enabling REG1, When REG1 reaches
94% of its final regulation voltage, ACT8810QJ4##
automatically turns on REG2, REG4, REG5 and
nRSTO is asserted low, holding the microprocessor
in reset for a user-selectable reset period of 260ms.
when the reset timer expires, the nRSTO is de-
asserted and the microprocessor can begin its
power-up sequence. Once the power-up routine is
successfully
completed,
the
system
remains
enabled after the push-button is released as long as
the microprocessor asserts any one of ON1, ON2
or ON3, holding REG1, REG2, REG4, REG5, and
enabling REG3. And any regulators could be
enabled or disabled via the I2C interface.
This
start-up
procedure
requires
that
the
pushbutton be held until the microprocessor
assumes control (by asserting any one of ON1,
ON2, and ON3), providing protection against
inadvertent
momentary
assertions
of
the
pushbutton. If desired, longer “push-and-hold” times
can be easily implemented by simply adding an
additional time delay before asserting ON1, ON2, or
ON3. If the microprocessor is unable to complete its
power-up routine successfully before the user lets
go
of
the push-button,
the
ACT8810QJ4##
automatically shuts itself down.
Figure 6:
Sequence D
Sequence E
The ACT8810QJ5## which is set with “sequence
E“, has a system startup is initiated whenever the
following conditions occurs:
1) A valid input voltage is present at VIN, or
2) nPBIN is pushed low via 100kΩ resistance,
When
ever
this
condition
exists,
the
ACT8810QJ5##
begins
its
system
startup
procedure by enabling REG1. When REG1 reaches
94% of its final regulation voltage, ACT8810QJ5##
automatically turns on REG2, REG3, REG4, REG5
and
nRSTO
is
asserted
low,
holding
the
microprocessor in reset for a user-selectable reset
period of 260ms. If VOUT1 is within 6% of its
regulation voltage when the reset timer expires, the
nRSTO is de-asserted, and the microprocessor can
begin its power-up sequence. Once the power-up
routine is successfully completed, the system
remains enabled after the push-button is released
as long as the microprocessor asserts any one of
ON1, ON2 or ON3, and REG4, REG5 may be
enabled or disabled via the I2C interface.
This
start-up
procedure
requires
that
the
pushbutton be held until the microprocessor
assumes control (by asserting any one of ON1,
ON2, and ON3), providing protection against
inadvertent
momentary
assertions
of
the
pushbutton. If desired, longer “push-and-hold” times
can be easily implemented by simply adding an
additional time delay before asserting ON1, ON2, or
ON3. If the microprocessor is unable to complete its
power-up routine successfully before the user lets
go of the push-button or un-plug charger input, the
ACT8810QJ5## automatically shuts itself down.
Figure 7:
Sequence E
260ms
nPBIN
System Enable
OUT1
OUT3
Reset time Enable
nRSTO
First Push
Button
Assert
Power-Hold
Second Push
Button
Release
Button
System
Shutdown
ON1, ON2, ON3
nIRQ
OUT2, OUT4,
OUT5
94% of VOUT1
260ms
94% of VOUT1
nPBIN
System Enable
OUT1
Enable Qualification
Reset time Enable
nRSTO
~100ms
First Push
Button
Assert
Power-Hold
Second Push
Button
Release
Button
System
Shutdown
ON1, ON2, ON3
OUT2, OUT3
nIRQ
CHG_IN
OR
OUT4, OUT5



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com