MB86604LPFV datasheet(38/56 Pages) FUJITSU

38 / 56 page

MB86604L

(b) Output timing (target

→ initiator)

*1: The position number indicates the position in the waveform.

*2: “S” value is based on the asychronous set up time setting register (address 17h).

Note: The output timing definitions are not applied when the data register is EMPTY in the data phase.

Parameter

Symbol

Value

Unit

Base signal

Position*1

Min.

Max.

ACK “L” assert time

REQ “L”

tRQAKL

—

REQ “H” negate time

ACK “L”

tAKRQH

B—

ACK “H” negate time

REQ “H”

tRQAKH

—

Time from output data valid to

REQ “L” assert *2

—tDBRQ

S • tCLK – 10

—ns

Output data hold time

ACK “L”

thDB

E2 tCLK

—ns

REQ “L” assert time

ACK “H”

tAKRQ1

F—

Valid data

REQ

ACK

Valid data

DB7 to DB0

DBP

*+,

34567

?@A

t AKRQ2

t AKRQ1

t RQAKH

t RQAKL

t hDB

t DBRQ

t AKRQH

*: The ACK “L”

→ REQ “L” time (tAKRQ2) is defined by either longer of (tAKRQH + tRQAKH + tAKRQ1) or (thDB + tDBRQ).

MB86604LPFV 数据表(PDF) 38 Page - fujitsu semiconductor

MB86604LPFV 数据表(HTML) 38 Page - fujitsu semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

数据表下载