80960JD datasheet(13/61 Pages) INTEL

13 / 61 page

PRELIMINARY

80960JD

DT/R

R(0)

H(Z)

P(Q)

DATA TRANSMIT / RECEIVE indicates the direction of data transfer to and from the

address/data bus. It is low during Ta and Tw/Td cycles for a read; it is high during Ta

and Tw/Td cycles for a write. DT/R never changes state when DEN is asserted.

0 = receive

1 = transmit

DEN

R(1)

H(Z)

P(1)

DATA ENABLE indicates data transfer cycles during a bus access. DEN is asserted

at the start of the first data cycle in a bus access and deasserted at the end of the last

data cycle. DEN is used with DT/R to provide control for data transceivers connected

to the data bus.

0 = data cycle

1 = not data cycle

BLAST

R(1)

H(Z)

P(1)

BURST LAST indicates the last transfer in a bus access. BLAST is asserted in the

last data transfer of burst and non-burst accesses. BLAST remains active as long as

wait states are inserted via the RDYRCV pin. BLAST becomes inactive after the final

data transfer in a bus cycle.

0 = last data transfer

1 = not last data transfer

RDYRCV

S(L)

READY/RECOVER indicates that data on AD lines can be sampled or removed. If

RDYRCV is not asserted during a Td cycle, the Td cycle is extended to the next cycle

by inserting a wait state (Tw).

0 = sample data

1 = don’t sample data

The RDYRCV pin has another function during the recovery (Tr) state. The processor

continues to insert additional recovery states until it samples the pin HIGH. This

function gives slow external devices more time to float their buffers before the

processor begins to drive address again.

0 = insert wait states

1 = recovery complete

LOCK/

ONCE

I/O

S(L)

R(H)

H(Z)

P(1)

BUS LOCK indicates that an atomic read-modify-write operation is in progress. The

LOCK output is asserted in the first clock of an atomic operation and deasserted in

the last data transfer of the sequence. The processor does not grant HOLDA while it

is asserting LOCK. This prevents external agents from accessing memory involved in

semaphore operations.

0 = Atomic read-modify-write in progress

1 = Atomic read-modify-write not in progress

ONCE MODE: The processor samples the ONCE input during reset. If it is asserted

LOW at the end of reset, the processor enters ONCE mode. In ONCE mode, the

processor stops all clocks and floats all output pins. The pin has a weak internal

pullup which is active during reset to ensure normal operation when the pin is left

unconnected.

0 = ONCE mode enabled

1 = ONCE mode not enabled

Table 3. Pin Description — External Bus Signals (Sheet 3 of 4)

NAME

TYPE

DESCRIPTION

80960JD 数据表(PDF) 13 Page - Intel Corporation

80960JD 数据表(HTML) 13 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61

数据表下载

链接网址

80960JD 数据表(PDF) 13 Page - Intel Corporation

80960JD 数据表(HTML) 13 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61

数据表 下载

链接网址

数据表下载