LAN8710AI datasheet(24/82 Pages) MICROCHIP

24 / 82 page

Small Footprint MII/RMII 10/100 Ethernet Transceiver with HP Auto-MDIX and flexPWR® Technology

Datasheet

Revision 1.4 (08-23-12)

SMSC LAN8710A/LAN8710Ai

DATASHEET

Figure 3.3 Relationship Between Received Data and Specific MII Signals

3.1.2.8

Receiver Errors

During a frame, unexpected code-groups are considered receive errors. Expected code groups are the

DATA set (0 through F), and the /T/R/ (ESD) symbol pair. When a receive error occurs, the RXER

signal is asserted and arbitrary data is driven onto the RXD[3:0] lines. Should an error be detected

during the time that the /J/K/ delimiter is being decoded (bad SSD error), RXER is asserted true and

the value ‘1110’ is driven onto the RXD[3:0] lines. Note that the Valid Data signal is not yet asserted

when the bad SSD error occurs.

3.1.2.9

100M Receive Data Across the MII/RMII Interface

In MII mode, the 4-bit data nibbles are sent to the MII block. These data nibbles are clocked to the

controller at a rate of 25MHz. The controller samples the data on the rising edge of RXCLK. To ensure

that the setup and hold requirements are met, the nibbles are clocked out of the transceiver on the

falling edge of RXCLK. RXCLK is the 25MHz output clock for the MII bus. It is recovered from the

received data to clock the RXD bus. If there is no received signal, it is derived from the system

reference clock (XTAL1/CLKIN).

When tracking the received data, RXCLK has a maximum jitter of 0.8ns (provided that the jitter of the

input clock, XTAL1/CLKIN, is below 100ps).

In RMII mode, the 2-bit data nibbles are sent to the RMII block. These data nibbles are clocked to the

controller at a rate of 50MHz. The controller samples the data on the rising edge of XTAL1/CLKIN

(REF_CLK). To ensure that the setup and hold requirements are met, the nibbles are clocked out of

the transceiver on the falling edge of XTAL1/CLKIN (REF_CLK).

3.1.3

10BASE-T Transmit

Data to be transmitted comes from the MAC layer controller. The 10BASE-T transmitter receives 4-bit

nibbles from the MII at a rate of 2.5MHz and converts them to a 10Mbps serial data stream. The data

stream is then Manchester-encoded and sent to the analog transmitter, which drives a signal onto the

twisted pair via the external magnetics.

The 10M transmitter uses the following blocks:

MII (digital)

TX 10M (digital)

10M Transmitter (analog)

10M PLL (analog)

3.1.3.1

10M Transmit Data Across the MII/RMII Interface

The MAC controller drives the transmit data onto the TXD bus. For MII, when the controller has driven

TXEN high to indicate valid data, the data is latched by the MII block on the rising edge of TXCLK.

The data is in the form of 4-bit wide 2.5MHz data. For RMII, TXD[1:0] shall transition synchronously

with respect to REF_CLK. When TXEN is asserted, TXD[1:0] are accepted for transmission by the

device. TXD[1:0] shall be “00” to indicate idle when TXEN is deasserted. Values of TXD[1:0] other than

“00” when TXEN is deasserted are reserved for out-of-band signalling (to be defined). Values other

data

RXD

RX_DV

RX_CLK

data

CLEAR-TEXT

Idle

LAN8710AI 数据表(PDF) 24 Page - Microchip Technology

LAN8710AI 数据表(HTML) 24 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

数据表下载