LAN8710AI datasheet(7/82 Pages) MICROCHIP

7 / 82 page

Small Footprint MII/RMII 10/100 Ethernet Transceiver with HP Auto-MDIX and flexPWR® Technology

Datasheet

SMSC LAN8710A/LAN8710Ai

Revision 1.4 (08-23-12)

DATASHEET

Chapter 1 Introduction

1.1

General Terms and Conventions

The following is list of the general terms used throughout this document:

1.2

General Description

The LAN8710A/LAN8710Ai is a low-power 10BASE-T/100BASE-TX physical layer (PHY) transceiver

with variable I/O voltage that is compliant with the IEEE 802.3-2005 standards.

The LAN8710A/LAN8710Ai supports communication with an Ethernet MAC via a standard MII (IEEE

802.3u)/RMII interface. It contains a full-duplex 10-BASE-T/100BASE-TX transceiver and supports

10Mbps (10BASE-T) and 100Mbps (100BASE-TX) operation. The LAN8710A/LAN8710Ai implements

auto-negotiation to automatically determine the best possible speed and duplex mode of operation. HP

Auto-MDIX support allows the use of direct connect or cross-over LAN cables.

The LAN8710A/LAN8710Ai supports both IEEE 802.3-2005 compliant and vendor-specific register

functions. However, no register access is required for operation. The initial configuration may be

selected via the configuration pins as described in Section 3.7, "Configuration Straps," on page 36.

transceiver.

Per IEEE 802.3-2005 standards, all digital interface pins are tolerant to 3.6V. The device can be

configured to operate on a single 3.3V supply utilizing an integrated 3.3V to 1.2V linear regulator. The

linear regulator may be optionally disabled, allowing usage of a high efficiency external regulator for

lower system power dissipation.

The LAN8710A/LAN8710Ai is available in both extended commercial and industrial temperature range

versions. A typical system application is shown in Figure 1.1.

BYTE

8-bits

FIFO

First In First Out buffer; often used for elasticity buffer

MAC

Media Access Controller

MII

Media Independent Interface

RMIITM

Reduced Media Independent InterfaceTM

N/A

Not Applicable

Indicates that a logic state is “don’t care” or undefined.

RESERVED

Refers to a reserved bit field or address. Unless otherwise

noted, reserved bits must always be zero for write

operations. Unless otherwise noted, values are not

guaranteed when reading reserved bits. Unless otherwise

noted, do not read or write to reserved addresses.

SMI

Serial Management Interface

LAN8710AI 数据表(PDF) 7 Page - Microchip Technology

LAN8710AI 数据表(HTML) 7 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

数据表下载