数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LAN8710AI 数据表(PDF) 60 Page - Microchip Technology

部件名 LAN8710AI
功能描述  Small Footprint MII/RMII 10/100 Ethernet Transceiver with HP Auto-MDIX
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

LAN8710AI 数据表(HTML) 60 Page - Microchip Technology

Back Button LAN8710AI Datasheet HTML 56Page - Microchip Technology LAN8710AI Datasheet HTML 57Page - Microchip Technology LAN8710AI Datasheet HTML 58Page - Microchip Technology LAN8710AI Datasheet HTML 59Page - Microchip Technology LAN8710AI Datasheet HTML 60Page - Microchip Technology LAN8710AI Datasheet HTML 61Page - Microchip Technology LAN8710AI Datasheet HTML 62Page - Microchip Technology LAN8710AI Datasheet HTML 63Page - Microchip Technology LAN8710AI Datasheet HTML 64Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 60 / 82 page
background image
Small Footprint MII/RMII 10/100 Ethernet Transceiver with HP Auto-MDIX and flexPWR® Technology
Datasheet
Revision 1.4 (08-23-12)
60
SMSC LAN8710A/LAN8710Ai
DATASHEET
4.2.9
Special Modes Register
Note 4.4
The default value of this field is determined by the RMIISEL configuration strap. Refer to
Section 3.7.3, "RMIISEL: MII/RMII Mode Configuration," on page 37 for additional
information.
Note 4.5
The default value of this field is determined by the MODE[2:0] configuration straps. Refer
to Section 3.7.2, "MODE[2:0]: Mode Configuration," on page 36 for additional information.
Note 4.6
The default value of this field is determined by the PHYAD[2:0] configuration straps. Refer
to Section 3.7.1, "PHYAD[2:0]: PHY Address Configuration," on page 36 for additional
information.
Index (In Decimal):
18
Size:
16 bits
BITS
DESCRIPTION
TYPE
DEFAULT
15
RESERVED
RO
-
14
MIIMODE
Reflects the mode of the digital interface:
0 = MII Mode
1 = RMII Mode
Note:
When writing to this register, the default value of this bit must
always be written back.
R/W
NASR
Note 4.4
13:8
RESERVED
RO
-
7:5
MODE
Transceiver mode of operation. Refer to Section 3.7.2, "MODE[2:0]: Mode
Configuration," on page 36 for additional details.
R/W
NASR
Note 4.5
4:0
PHYAD
PHY Address. The PHY Address is used for the SMI address and for
initialization of the Cipher (Scrambler) key. Refer to Section 3.7.1,
"PHYAD[2:0]: PHY Address Configuration," on page 36 for additional details.
R/W
NASR
Note 4.6



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com