数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LNBH26LS 数据表(PDF) 10 Page - STMicroelectronics

部件名 LNBH26LS
功能描述  Dual LNBS supply and control IC with step-up and IC interface
PDF  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

LNBH26LS 数据表(HTML) 10 Page - STMicroelectronics

Back Button LNBH26LS Datasheet HTML 6Page - STMicroelectronics LNBH26LS Datasheet HTML 7Page - STMicroelectronics LNBH26LS Datasheet HTML 8Page - STMicroelectronics LNBH26LS Datasheet HTML 9Page - STMicroelectronics LNBH26LS Datasheet HTML 10Page - STMicroelectronics LNBH26LS Datasheet HTML 11Page - STMicroelectronics LNBH26LS Datasheet HTML 12Page - STMicroelectronics LNBH26LS Datasheet HTML 13Page - STMicroelectronics LNBH26LS Datasheet HTML 14Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 33 page
background image
Application information (valid for each section
A/B)
LNBH26LS
10/33
DocID025504 Rev 1
For recommended DC-DC capacitor and inductor values refer to Section 5: "Typical
application circuits" and to the BOM in Table 5: "LNBH26LS DiSEqC 1.x bill of material" .
2.11
OLF: overcurrent and short-circuit protection and diagnostic
In order to reduce the total power dissipation during an overload or a short-circuit condition,
each section of the device is provided with a dynamic short-circuit protection. The short-
circuit current protection can be set either statically (simple current clamp) or dynamically
through the corresponding PCL bit of the I²C DATA3 register. When the PCL (pulsed
current limiting) bit is set to low, the overcurrent protection circuit works dynamically: as
soon as an overload is detected, the output current is provided for TON time 90 ms and
after that, the output is set as shutdown for a TOFF time of typically 900 ms. Simultaneously,
the corresponding diagnostic OLF I²C bit of the STATUS1 register is set to “1”. After this
time has elapsed, the involved output is resumed for a time TON. At the end of TON, if the
overload is still detected, the protection circuit cycles again through TOFF and TON. At the
end of a full TON in which no overload is detected, normal operation is resumed and the
OLF diagnostic bit is reset to low after the register reading. Typical TON+ TOFF time is 990
ms and is determined by an internal timer. This dynamic operation can greatly reduce the
power dissipation in short-circuit condition, ensuring an excellent power-on startup in most
conditions. However, there may be some cases in which a highly capacitive load on the
output can cause a difficult startup when the dynamic protection is chosen. This can be
solved by initiating any power startup in static mode (PCL =1) and, then, switching to the
dynamic mode (PCL = 0) after a chosen amount of time depending on the output
capacitance. Also in static mode, the diagnostic OLF bit goes to “1” (and the FLT pin is set
to low) when the current clamp limit is reached and returns low when the overload condition
is cleared and register reading is performed.
After the overload condition is removed, normal operation can be resumed in two ways,
according to the OLR I²C bit on the DATA4 register.
If OLR=1, all VSEL bits, corresponding to the involved section, are reset to “0” and the LNB
section output (VOUT pin) is disabled. To re-enable the output stage, the VSEL bits must be
set again by the microprocessor and the OLF bit is reset to “0” after a register reading
operation.
If OLR=0, the involved output is automatically re-enabled as soon as the overload condition
is removed, and th
e OLF bit is reset to “0” after a register reading operation.
2.12
OTF: thermal protection and diagnostic
The LNBH26LS is also protected against overheating: when the junction temperature
exceeds 150 °C (typ.), the step-up converter and both linear regulators are shut off, the
diagnostic OTF bit in the STATUS1 register is set to “1”. After the overtemperature
condition is removed, normal operation can be resumed in two ways, according to the
THERM I²C bit on the DATA4 register.
If THERM=1, all VSEL bits are reset to “0” and both LNB outputs (V
OUT pins) are disabled.
To re-enable the output stages, the VSEL bits must be set again by the microprocessor,
whil
e the OTF bit is reset to “0” after a register reading operation.
If THERM=0, outputs are automatically re-enabled as soon as the overtemperature
condition is removed, while the OTF bit is reset to “0” after a register reading operation.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com