数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

AD9883A/PCB 数据表(PDF) 2 Page - Analog Devices

部件名 AD9883A/PCB
功能描述  110 MSPS/140 MSPS Analog Interface for Flat Panel Displays
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9883A/PCB 数据表(HTML) 2 Page - Analog Devices

  AD9883A/PCB Datasheet HTML 1Page - Analog Devices AD9883A/PCB Datasheet HTML 2Page - Analog Devices AD9883A/PCB Datasheet HTML 3Page - Analog Devices AD9883A/PCB Datasheet HTML 4Page - Analog Devices AD9883A/PCB Datasheet HTML 5Page - Analog Devices AD9883A/PCB Datasheet HTML 6Page - Analog Devices AD9883A/PCB Datasheet HTML 7Page - Analog Devices AD9883A/PCB Datasheet HTML 8Page - Analog Devices AD9883A/PCB Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 28 page
background image
REV. B
–2–
AD9883A–SPECIFICATIONS
Test
AD9883AKST-110
AD9883AKST-140
Parameter
Temp Level
Min
Typ
Max
Min
Typ
Max
Unit
RESOLUTION
8
8
Bits
DC ACCURACY
Differential Nonlinearity
25
°CI
±0.5
+1.25/–1.0
±0.5
+1.35/–1.0
LSB
Full
VI
+1.35/–1.0
+1.45/–1.0
LSB
Integral Nonlinearity
25
°CI
±0.5
±1.85
±0.5
±2.0
LSB
Full
VI
±2.0
±2.3
LSB
No Missing Codes
Full
VI
Guaranteed
Guaranteed
ANALOG INPUT
Input Voltage Range
Minimum
Full
VI
0.5
0.5
V p-p
Maximum
Full
VI
1.0
1.0
V p-p
Gain Tempco
25
°CV
100
100
ppm/
°C
Input Bias Current
25
°CIV
1
1
µA
Full
IV
1
1
µA
Input Offset Voltage
Full
VI
7
50
7
70
mV
Input Full-Scale Matching
Full
VI
1.5
6.0
1.5
8.0
% FS
Offset Adjustment Range
Full
VI
46
49
52
46
49
52
% FS
REFERENCE OUTPUT
Output Voltage
Full
VI
1.20
1.25
1.32
1.20
1.25
1.32
V
Temperature Coefficient
Full
V
±50
±50
ppm/
°C
SWITCHING PERFORMANCE
Maximum Conversion Rate
Full
VI
110
140
MSPS
Minimum Conversion Rate
Full
IV
10
10
MSPS
Data to Clock Skew
Full
IV
–0.5
+2.0
–0.5
+2.0
ns
tBUFF
Full
VI
4.7
4.7
µs
tSTAH
Full
VI
4.0
4.0
µs
tDHO
Full
VI
0
0
µs
tDAL
Full
VI
4.7
4.7
µs
tDAH
Full
VI
4.0
4.0
µs
tDSU
Full
VI
250
250
ns
tSTASU
Full
VI
4.7
4.7
µs
tSTOSU
Full
VI
4.0
4.0
µs
HSYNC Input Frequency
Full
IV
15
110
15
110
kHz
Maximum PLL Clock Rate
Full
VI
110
140
MHz
Minimum PLL Clock Rate
Full
IV
12
12
MHz
PLL Jitter
25
°CIV
400
700
1
400
700
1
ps p-p
Full
IV
1000
1
1000
1
ps p-p
Sampling Phase Tempco
Full
IV
15
15
ps/
°C
DIGITAL INPUTS
Input Voltage, High (VIH)
Full
VI
2.5
2.5
V
Input Voltage, Low (VIL)
Full
VI
0.8
0.8
V
Input Voltage, High (VIH)
Full
V
–1.0
–1.0
µA
Input Voltage, Low (VIL)
Full
V
+1.0
+1.0
µA
Input Capacitance
25
°CV
3
3
pF
Analog Interface (V
D = 3.3 V, VDD = 3.3 V, ADC Clock = Maximum Conversion Rate, unless otherwise noted.)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com