| 数据搜索系统,热门电子元器件搜索 |
|
AT86RF211DAI-R 数据表(PDF) 29 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
AT86RF211DAI-R 数据表(HTML) 29 Page - ATMEL Corporation |
|
29 / 48 page ![]() 29 AT86RF211 1942C–WIRE–06/02 Control Register (CTRL2) Register reset value = (00000057) 16 • Clock Recovery Function The clock recovery function is activated by setting to ‘1’ the DATACLK bit of the CTRL1 register. The clock recovery function provides on DATACLK pin the data clock, synchronized on the received data flow. The targeted position for the rising edge of the clock is the mid- dle of the data bit. It is then easy for the microcontroller to read without synchro troubles. Clock recovery mechanism is based on the generation of a basic data clock with a period given by DATARATE of CTRL2 with a step of about 100 ns. This basic clock is synchronized on the received data flow with a phase correction step fixed by DATATOL of CTRL2 register (step of about 100 ns also). So, DATATOL can – compensate for the difference between the read data rates from transmitter and receiver (fixed by DATARATE). – allow fast initial synchronization of data clock, avoiding bit transition times and converge toward the middle of the bit. – keep the right data rate (no additional and no removed bit) when a noisy data with bad bit transition position arrives. The best value of DATATOL is a trade-off between these considerations. The typical recommended value of RATETOL is 2% of DATARATE. Table 7. CTRL2 Overview Name DATARATE DATATOL LDCK N0LD1 N1LD2 nbit 31-18 17-10 9 8-5 4-0 init (0000)16 (00)16 0 (0010)2 (10111)2 Table 8. CTRL2 Detailed Description Name Number of bits Comments DATARATE 14 Received DATAMSG rate This value must be programmed to have the DATACLK activated. (selected with DATACLK bit in CTRL1 register). Value from 1 kbps to 50 kbps reset value: (0000) 16 DATATOL 8 Tolerance for DATACLK, clock recovery Recommended value = 2% of the rate. reset value: (00) 16 LDCK 1 Clock frequency is doubled to increase precision of PLL lock detection 0: 10 MHz clock frequency 1: doubled clock frequency reset value: 0 N0LD2 4 PLL unlock condition trigger Recommended values are reset values reset value: (0010) 2 N1LD2 5 PLL lock condition trigger Recommended values are reset values reset value: (10111) 2 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |