| 数据搜索系统,热门电子元器件搜索 |
|
AT86RF211DAI-R 数据表(PDF) 42 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
AT86RF211DAI-R 数据表(HTML) 42 Page - ATMEL Corporation |
|
42 / 48 page ![]() 42 AT86RF211 1942C–WIRE–06/02 Digital CMOS DC Characteristics Unless otherwise specified, data is given for T = 25°C, V SUPPLY =2.7V Note: 1. For digital CMOS pins : SDATA, DATAMSG, DATACLK, WAKEUP. 2. For digital CMOS pins: SLE, SCK, SDATA 3. For digital CMOS pins: DATAMSG Note: These timings refer to the Figure 33 on page 25. Name Parameter Conditions Min Typ Max Units Vil CMOS low level input voltage - Normal input (2) - Schmitt trigger input (3) 0.3*Vcc 0.2*Vcc V V Vih CMOS high level input voltage - Normal input (2) - Schmitt trigger input (3) 0.7*Vcc 0.85*Vcc V V Vol CMOS low level output voltage (1) Iol = 1 mA 0.2*Vcc V Voh CMOS high level output voltage (1) Ioh = - 1 mA 0.8*Vcc V • Timings Name Parameter Conditions Min Typ Max Units tr = tf CMOS rise/fall times C L =50pF;20% to80% 30 ns F SCK frequency 0 5 MHz T SCK period 200 ns tw SCK low or high time 60 ns tsd SDATA setup before SCK rising 40 ns thd SDATA hold after SCK rising 40 ns tpd SDATA output propagation delay after SCK falling (read mode) (C L =30pF) 250 ns tpzon Delay to switch SDATA to output after SCK falling (read mode) 350 ns tdle Minimum delay between an edge of SLE and an edge of SCK 40 ns tpzd Delay to switch SDATA to input (tri-state) after SLE rising (read mode) 40 ns C L (1) Max load for CMOS output pins 50 pF |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |