数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AT86RF211DAI-R 数据表(PDF) 31 Page - ATMEL Corporation

部件名 AT86RF211DAI-R
功能描述  FSK Transceiver for ISM Radio Applications
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ATMEL [ATMEL Corporation]
网页  http://www.atmel.com
标志 ATMEL - ATMEL Corporation

AT86RF211DAI-R 数据表(HTML) 31 Page - ATMEL Corporation

Back Button AT86RF211DAI-R Datasheet HTML 27Page - ATMEL Corporation AT86RF211DAI-R Datasheet HTML 28Page - ATMEL Corporation AT86RF211DAI-R Datasheet HTML 29Page - ATMEL Corporation AT86RF211DAI-R Datasheet HTML 30Page - ATMEL Corporation AT86RF211DAI-R Datasheet HTML 31Page - ATMEL Corporation AT86RF211DAI-R Datasheet HTML 32Page - ATMEL Corporation AT86RF211DAI-R Datasheet HTML 33Page - ATMEL Corporation AT86RF211DAI-R Datasheet HTML 34Page - ATMEL Corporation AT86RF211DAI-R Datasheet HTML 35Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 48 page
background image
31
AT86RF211
1942C–WIRE–06/02
Datatol Programming
The tolerance for the extraction of DATA rate must be nearly 2% of the RATE. The toler-
ance represents the step for the calculation of the rate.
If the tolerance is too high, rate value is reached earlier but the rate value could be
unstable (step too big).
If the tolerance is too low, it could be difficult to catch up the DATA and the clock recov-
ery could get lost.
Some tolerance values given for example, with tolerance = 2% x DATARATE:
PLL Lock Detect
The PLL lock function uses UP and DOWN signals from the internal phase detector.
These signals are analyzed synchronously with a clock frequency, depending of LDCK
bit programming (10 MHz or 20 MHz sampling).
LDCK is set to ‘1’ to double the clock frequency of the function PLL lock detect, to
increase the precision of the function.
N0LD2 triggers the unlock condition of the PLL.
N0LD2 = number of consecutive edges of the sampling clock with UP and DOWN active
before considering PLL unlocked.
This value must not be set to 0 or 1. The recommended value is default value, i.e. 2.
N1LD2 triggers the lock condition of the PLL.
N1LD2 = number of cycle at the PLL reference frequency, without any unlock condition
before considering PLL locked.
This value must not be set to 0.
It is recommended to use default values indicated in the table.
(1067)
10
9.6 kbps
1 bit ~ 1067 x T
(2135)
10
4.8 kbps
1 bit ~ 2135 x T
(4269)
10
2.4 kbps
1 bit ~ 4269 x T
(10246)
10
1 kbps
1 bit ~ 10246 x T
DATATOL[7:0]
Rate
Period
(3)
10
64 kbps
1 bit ~ 3 x T
(4)
10
50 kbps
1 bit ~ 4 x T
(vv)
10
……
1 bit ~vvxT
(20)
10
10 kbps
1 bit ~ 20 x T
(21)
10
9.6 kbps
1 bit ~ 21 x T
(43)
10
4.8 kbps
1 bit ~ 43 x T
(85)
10
2.4 kbps
1 bit ~ 85 x T
(205)
10
1 kbps
1 bit ~ 205 x T
DATARATE[13:0]
Rate
Period



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com