数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS8413 数据表(PDF) 23 Page - List of Unclassifed Manufacturers

部件名 CS8413
功能描述  96 KHZ DIGITAL AUDIO RECEIVER
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ETC [List of Unclassifed Manufacturers]
网页  
标志 ETC - List of Unclassifed Manufacturers

CS8413 数据表(HTML) 23 Page - List of Unclassifed Manufacturers

Back Button CS8413 Datasheet HTML 19Page - List of Unclassifed Manufacturers CS8413 Datasheet HTML 20Page - List of Unclassifed Manufacturers CS8413 Datasheet HTML 21Page - List of Unclassifed Manufacturers CS8413 Datasheet HTML 22Page - List of Unclassifed Manufacturers CS8413 Datasheet HTML 23Page - List of Unclassifed Manufacturers CS8413 Datasheet HTML 24Page - List of Unclassifed Manufacturers CS8413 Datasheet HTML 25Page - List of Unclassifed Manufacturers CS8413 Datasheet HTML 26Page - List of Unclassifed Manufacturers CS8413 Datasheet HTML 27Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 38 page
background image
CS8413 CS8414
DS240F1
23
leaving the reset state. The CS8414 should be reset
immediately after power-up and any time the user
performs a system-wide reset. See Appendix B for
a suggested reset circuit.
C, U, VERF, ERF, and CBL Serial Outputs
The C and U bits and CBL are output one SCK pe-
riod prior to the active edge of FSYNC in all serial
port formats except 2 and 3 (I2S modes). The active
edge of FSYNC may be used to latch C, U, and
CBL externally. In formats 2 and 3, the C and U
bits and CBL are updated with the active edge of
FSYNC. The validity + error flag (VERF) and the
error flag (ERF) are always updated at the active
edge of FSYNC. This timing is illustrated in
Figure 19.
The C output contains the channel status bits with
CBL rising indicating the start of a new channel
status block. CBL is high for the first four bytes of
channel status (32 frames or 64 samples) and low
for the last 20 bytes of channel status (160 frames
or 320 samples). The U output contains the User
Channel data. The V bit is OR’ed with the ERF flag
and output on the VERF pin. This indicates that the
audio sample may be in error and can be used by in-
terpolation filters to interpolate through the error.
ERF being high indicates a serious error occurred
on the transmission line. There are three errors that
cause ERF to go high: a parity error or biphase cod-
ing violation during that sample, or an out of lock
PLL receiver. Timing for the above pins is illustrat-
ed in Figure 19.
No.
FSYNC (out)
SDATA (out)
13*
FSYNC (out)
SCK (out)
SDATA (out)
12*
MSB VU CP
LSB
AUX
MSB VU C P
LSB
AUX
Left
Right
Left
Right
VU CP
LSB
VU C P
LSB
SCK (out)
MSB
MSB
AUX
AUX
* Error flags are not accurate in these modes
Figure 18. Special Audio Port Formats 12 and 13
CBL
SDATA
FSYNC
Left 0
Left 1
Right 0
Left 0
Left 32
Right 191
Right 31
Right 191
C0,
Ca-Ce
ERF,
VERF
C, U
Figure 19. CBL Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com