数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS8413 数据表(PDF) 28 Page - List of Unclassifed Manufacturers

部件名 CS8413
功能描述  96 KHZ DIGITAL AUDIO RECEIVER
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ETC [List of Unclassifed Manufacturers]
网页  
标志 ETC - List of Unclassifed Manufacturers

CS8413 数据表(HTML) 28 Page - List of Unclassifed Manufacturers

Back Button CS8413 Datasheet HTML 24Page - List of Unclassifed Manufacturers CS8413 Datasheet HTML 25Page - List of Unclassifed Manufacturers CS8413 Datasheet HTML 26Page - List of Unclassifed Manufacturers CS8413 Datasheet HTML 27Page - List of Unclassifed Manufacturers CS8413 Datasheet HTML 28Page - List of Unclassifed Manufacturers CS8413 Datasheet HTML 29Page - List of Unclassifed Manufacturers CS8413 Datasheet HTML 30Page - List of Unclassifed Manufacturers CS8413 Datasheet HTML 31Page - List of Unclassifed Manufacturers CS8413 Datasheet HTML 32Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 38 page
background image
CS8413 CS8414
28
DS240F1
Audio Output Interface
SCK - Serial Clock, PIN 12.
Serial clock for SDATA pin which can be configured (via control register 2) as an input or
output, and can sample data on the rising or falling edge. As an input, SCK must contain 32
clocks for every audio sample in all normal audio serial port formats.
FSYNC - Frame Sync, PIN 11.
Delineates the serial data and may indicate the particular channel, left or right. Also, FSYNC
may be configured as an input or output. The format is based on bits in control register 2.
SDATA - Serial Data, PIN 26.
Audio data serial output pin.
ERF - Error Flag, PIN 25.
Signals that an error has occurred while receiving the audio sample currently being read from
the serial port. The errors that cause ERF to go high are enumerated in status register 2 and
enabled by setting the corresponding bit in IEnable register 2.
A4/FCK - Address Bus Bit 4/Frequency Clock, PIN 13.
This pin has a dual function and is controlled by the FCEN bit in control register 1. A4 is the
address bus pin as defined below. When used as FCK, an internal frequency comparator
compares a 6.144 MHz clock input on this pin to the received clock frequency and stores the
value in status register 1 as three FREQ bits. These bits indicate the incoming frequency. When
defined as FCK, A4 is internally set to 0.
Parallel Interface
CS - Chip Select, PIN 24.
This input is active low and allows access to the 32 bytes of internal memory. The address bus
and RD/WR must be valid while CS is low.
RD/WR - Read/Write, PIN 23.
If RD/WR is low when CS goes active (low), the data on the data bus is written to internal
memory. If RD/WR is high when CS goes active, the data in the internal memory is placed on
the data bus.
A4-A0 - Address Bus, PINS 13, 15-18.
Parallel port address bus that selects the internal memory location to be read from or written to.
Note that A4 is the dual function pin A4/FCK as described above.
D0-D7 - Data Bus, PINS 27-28, 1-6.
Parallel port data bus used to check status, read or write control words, or read internal buffer
memory.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com