CS8413 datasheet(11/38 Pages) ETC

11 / 38 page

CS8413 CS8414

DS240F1

status register 1 to generate an interrupt pulse. A

“0” masks that particular status bit from causing an

interrupt.

Status register 2 (SR2) reports all the conditions

that can affect the error flag bit in SR1 and the error

pin (ERF), and can specify the received clock fre-

quency. As previously mentioned, the first five bits

of SR2 are AND’ed with their interrupt enable bits

(in IER2) and then OR’ed to create ERF. The V,

PARITY, CODE and LOCK bits are latches which

are set when their corresponding conditions occur,

and are reset when SR2 is read. The ERF pin is as-

serted each time the error occurs assuming the in-

terrupt enable bit in IER2 is set for that particular

error. When the ERF pin is asserted, the ERF bit in

SR1 is set. If the ERF bit was not set prior to the

ERF pin assertion, an interrupt will be generated

(assuming bit 3 in IER1 is set). Although the ERF

pin is asserted for each occurrence of an enabled er-

ror condition, the ERF bit will only cause an inter-

rupt once if SR1 is not read.

V is the validity status bit which is set any time the

received validity bit is high. PARITY is set when a

parity error is detected. CODE is set when a bi-

phase coding error is detected. LOCK is asserted

when the receiver PLL is not locked and occurs

when there is no input on RXP/RXN, or if the re-

ceived frequency is out of the receiver lock range

(28.4 kHz to 100 kHz).

The upper three bits in SR2, FREQ2-FREQ0, can

report the receiver frequency when the receiver is

locked. These bits are only valid when FCEN in

control register 1 is set, and a 6.144 MHz clock is

applied to the FCK pin. When FCEN is set, the

A4/FCK pin is used as FCK and A4 is internally set

to zero; therefore, only the lower half of the buffer

can be accessed. Table 1 lists the frequency ranges

reported. The FREQ bits are updated three times

per block and the clock on the FCK pin must be val-

id for two thirds of a block for the FREQ bits to be

accurate. The FREQ bits are invalid when the PLL

is out of lock.

Table 1. Incoming Sample Frequency Bits

IEnable register 2 has corresponding interrupt en-

able bits for the first five bits in SR2. A “1” enables

the condition in SR2 to cause ERF to go high, while

a “0” masks that condition. Bit 5 is unused and bits

6 and 7, the two most significant bits, are factory

test bits and must be set to zero when writing to this

er-up.

Control Registers

The CS8413 contains two control registers. Control

features, while control register 2 (CR2), at address

3, configures the audio serial port.

In control register 1, when RST is low, all outputs

are reset except MCK (FSYNC and SCLK are high

impedance). The CS8413 should be reset imediate-

ly after power-up and any time the user performs a

SR2:

FREQ2:

The 3 FREQ bits indicate incoming sample frequency.

FREQ1:

(must have 6.144 MHz clock on FCK pin and FCEN

FREQ0:

must be “1”)

LOCK:

Out-of-Lock error

CODE:

Coding violation

PARITY:

Parity error

Validity bit high

IER2: TEST1,0:

(0 on power-up) Must stay at “0”.

INT. ENABLES: Enables the corresponding bit in SR2.

A “1” enables the interrupt. A “0” masks the interrupt.

X:01

765

SR2.

FREQ2 FREQ1 FREQ0 Reserved LOCK CODE PARITY

IER2. TEST1

TEST0

INT. ENABLE BITS

FOR ABOVE

Figure 7. Status/IEnable Register 2

FREQ2 FREQ1 FREQ0

Sample Frequency

Out of Range

reserved

96 kHz ± 4%

88.2 kHz ± 4%

48 kHz ± 4%

44.1 kHz ± 4%

32 kHz ± 4%

CS8413 数据表(PDF) 11 Page - List of Unclassifed Manufacturers

CS8413 数据表(HTML) 11 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38

数据表下载