CS8406-CS datasheet(33/43 Pages) CIRRUS

33 / 43 page

CS8406

DS580F1

The channel status block pin (TCBL) may be an input or an output, determined by the state of

the TCBLD pin.

10.2 Serial Audio Port

The serial audio input port data format is selected as shown in Table 3, and may be set to master

or slave by the state of the APMS input pin. The OMCK clock ratio is selected as shown in

Table 4. Table 5 describes the equivalent software mode, bit settings for each of the available for-

mats. Timing diagrams are shown in Figure 7.

COPY/C

ORIG

Function

PRO=0, COPY=0, L=0 copyright

PRO=0, COPY=0, L=1 copyright, pre-recorded

PRO=0, COPY=1, L=0 non-copyright

PRO=1

Table 2. Hardware Mode COPY/C and ORIG pin functions

SFMT1

SFMT0

Function

Serial Input Format IF1 - Left Justified

Serial Input Format IF2 - I²S

Serial Input Format IF3 - Right Justified, 24-bit data

Serial Input Format IF4 - Right Justified, 16-bit data

Table 3. Hardware Mode Serial Audio Port Format Selection

HWCK1

HWCK0

Function

OMCK Frequency is 256*Fs

OMCK Frequency is 128*Fs

OMCK Frequency is 512*Fs

OMCK Frequency is 256*Fs

Table 4. Hardware Mode OMCK Clock Ratio Selection

SISF

SIRES1/0

SIJUST

SIDEL

SISPOL

SILRPOL

IF1 - Left Justified

IF2 - I²S

IF3 - Right Justified, 24-bit data

IF4 - Right Justified, 16-bit data

Table 5. Equivalent Register Settings of Serial Audio Input Formats Available in Hardware Mode

CS8406-CS 数据表(PDF) 33 Page - Cirrus Logic

CS8406-CS 数据表(HTML) 33 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43

数据表下载

链接网址

CS8406-CS 数据表(PDF) 33 Page - Cirrus Logic

CS8406-CS 数据表(HTML) 33 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43

数据表 下载

链接网址

数据表下载