数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SLK2501IPZP 数据表(PDF) 13 Page - Texas Instruments

部件名 SLK2501IPZP
功能描述  OC-48/24/12/3 SONET/SDH MULTIRATE TRANSCEIVER
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

SLK2501IPZP 数据表(HTML) 13 Page - Texas Instruments

Back Button SLK2501IPZP Datasheet HTML 9Page - Texas Instruments SLK2501IPZP Datasheet HTML 10Page - Texas Instruments SLK2501IPZP Datasheet HTML 11Page - Texas Instruments SLK2501IPZP Datasheet HTML 12Page - Texas Instruments SLK2501IPZP Datasheet HTML 13Page - Texas Instruments SLK2501IPZP Datasheet HTML 14Page - Texas Instruments SLK2501IPZP Datasheet HTML 15Page - Texas Instruments SLK2501IPZP Datasheet HTML 16Page - Texas Instruments SLK2501IPZP Datasheet HTML 17Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 20 page
background image
SLK2501
OC48/24/12/3 SONET/SDH MULTIRATE TRANSCEIVER
SLLS502A – OCTOBER 2001 – REVISED NOVEMBER 2001
13
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
detailed description (continued)
power-on reset
Upon application of minimum valid power, the SLK2501 generates a power-on reset. During the power-on reset
the PRXDATA[0:3] signal pins goes to 3-state. RXCLKP and RXCLKN are held low. The length of the power-on
reset cycle is dependent upon the REFCLKP and REFCLKN frequency but is less than 1-ms in duration.
absolute maximum ratings over operating free-air temperature (unless otherwise noted)
Supply voltage, VDD
–0.3 to 3 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Voltage range: TTL input terminals
–0.3 to 4 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
LVDS terminals
–0.3 to 3 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Any other terminal except above
–0.3 to VDD + 0.3 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Package power dissipation, PD
See Dissipation Rating Table
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Storage temperature, Tstg
–65
°C to 150°C
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Electrostatic discharge
HBM: 2 kv
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Characterized free-air operating temperature range, TA
–40
°C to 85°C
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds
260
°C
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
DISSIPATION RATING TABLE
PACKAGE
TA ≤25°C
POWER RATING
DERATING FACTOR§
ABOVE TA = 25°C
TA = 85°C
POWER RATING
PZP‡
3.4 W
33.78 mW/
°C
1.3 W
PZP¶
2.27 W
22.78 mW/
°C
0.911 W
‡ 2 oz trace and copper pad with solder.
§ This is the inverse of the traditional junction-to-ambient thermal resistance (RθJA).
¶ 2 oz trace and copper pad without solder.
recommended operating conditions
PARAMETER
TEST CONDITIONS
MIN
NOM
MAX
UNIT
Supply voltage, VDD
2.3
2.5
2.7
V
Power dissipation, PD
Frequency = 2.488 Gb/sec,
PRBS pattern
700
900
mW
Shutdown current
Enable = 0,
Vdda, Vdd pins,
Vdd = max
20
µA
Operating free-air temperature, TA
–40
85
°C
start up sequence
To ensure proper start up, follow one of the following steps when powering up the SLK2501.
1.
Keep ENABLE (pin 44) low until power supplies and reference clock have become stable.
2.
Drive ENABLE (pin 44) low for at least 30 ns after power supplies and reference clock have become stable.
The following step is recommended with either of the above two sequences.
3.
Drive RESET low for at least 10 ns after link has become stable to center the TXFIFO.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com