数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STV6889 数据表(PDF) 47 Page - STMicroelectronics

部件名 STV6889
功能描述  HIGH-END I²C CONTROLLED DEFLECTION PROCESSOR FOR MULTISYNC MONITOR
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STV6889 数据表(HTML) 47 Page - STMicroelectronics

Back Button STV6889 Datasheet HTML 43Page - STMicroelectronics STV6889 Datasheet HTML 44Page - STMicroelectronics STV6889 Datasheet HTML 45Page - STMicroelectronics STV6889 Datasheet HTML 46Page - STMicroelectronics STV6889 Datasheet HTML 47Page - STMicroelectronics STV6889 Datasheet HTML 48Page - STMicroelectronics STV6889 Datasheet HTML 49Page - STMicroelectronics STV6889 Datasheet HTML 50Page - STMicroelectronics STV6889 Datasheet HTML 51Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 56 page
background image
STV6889
47/56
9.8.2
Composite output HLckVBk
The composite output HLckVBk provides, at the
same time, information about lock state of PLL1
and early vertical blanking pulse. As both signals
have two logical levels, a four level signal is used
to define the combination of the two. Schematic di-
agram putting together all safety functions and
composite PLL1 lock and V-blanking indication is
in Figure 17, the combinations, their respective lev-
els and the HLckVBk configuration in Figure 18.
The early vertical blanking pulse is obtained by a
logic combination of vertical synchronization pulse
and pulse corresponding to vertical oscillator dis-
charge. The combination corresponds to the draw-
ing in Figure 18. The blanking pulse is started with
the leading edge of any of the two signals, which-
ever comes first. The blanking pulse is ended with
the trailing edge of vertical oscillator discharge
pulse. The device has no information about the
vertical retrace time. Therefore, it does not cover,
by the blanking pulse, the whole vertical retrace
period. By means of BlankMode I²C-bus bit, when
at 1 (default), the blanking level (one of two ac-
cording to PLL1 status) is made available on the
HLckVBk
permanently. The permanent blanking, ir-
respective of the BlankMode I²C-bus bit, is also
provided if the supply voltage is low (under VCCEn
or VCCDis thresholds), if the X-ray protection is ac-
tive or if the V-drive signal is disabled by VOutEn
I²C-bus bit.
Figure 18. Levels on HLckVBk composite output
HPLL1 locked
V-early blanking
Yes
Yes
No
Yes
No
No
Yes
No
L1(H)+L2(L)
L1(L)+L2(H)
L1(H)+L2(H)
L1(L)+L2(L)
L1 - No blank/blank level
L2 - H-lock/unlock level
3
HLckVBk
VCC
VOLckBk
ISinkLckBk



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com