数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADE3000SX 数据表(PDF) 77 Page - STMicroelectronics

部件名 ADE3000SX
功能描述  LCD Display Engines with Integrated DVI, ADC and YUV Ports
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ADE3000SX 数据表(HTML) 77 Page - STMicroelectronics

Back Button ADE3000SX Datasheet HTML 73Page - STMicroelectronics ADE3000SX Datasheet HTML 74Page - STMicroelectronics ADE3000SX Datasheet HTML 75Page - STMicroelectronics ADE3000SX Datasheet HTML 76Page - STMicroelectronics ADE3000SX Datasheet HTML 77Page - STMicroelectronics ADE3000SX Datasheet HTML 78Page - STMicroelectronics ADE3000SX Datasheet HTML 79Page - STMicroelectronics ADE3000SX Datasheet HTML 80Page - STMicroelectronics ADE3000SX Datasheet HTML 81Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 77 / 88 page
background image
77/88
ADE3XXX
Pulse Width Modulation (PWM) Block
2.24
Pulse Width Modulation (PWM) Block
The PWM B block generates two signals to control backlight inverter switching power components
directly. It is derived from XCLK and powered up independently of the DOTCLK and INCLK
domains. Frequency, duty cycle, polarity and overlap/non-overlap are programmable. The output
frequency can “free-run” or lock to output vsync.
OMUX_ DLY_GB4
0x0C3E
R/W
[7:4]
0x0
Delay for OGB5
R/W
[3:0]
0x0
Delay for OGB4
OMUX_ DLY_GB6
0x0C3D
R/W
[7:4]
0x0
Delay for OGB7
R/W
[3:0]
0x0
Delay for OGB6
OMUX_ DLY_RB0
0x0C3C
R/W
[7:4]
0x0
Delay for ORB1
R/W
[3:0]
0x0
Delay for ORB0
OMUX_ DLY_RB2
0x0C3B
R/W
[7:4]
0x0
Delay for ORB3
R/W
[3:0]
0x0
Delay for ORB2
OMUX_ DLY_R_B4
0x0C3A
R/W
[7:4]
0x0
Delay for ORB5
R/W
[3:0]
0x0
Delay for ORB4
OMUX_ DLY_R_B6
0x0C39
R/W
[7:4]
0x0
Delay for ORB7
R/W
[3:0]
0x0
Delay for ORB6
OMUX_ DLY_TCON_0
0x0C38
R/W
[7:4]
0x0
Delay for TCON1
R/W
[3:0]
0x0
Delay for TCON0
OMUX_ DLY_TCON_2
0x0C37
R/W
[7:4]
0x0
Delay for TCON3
R/W
[3:0]
0x0
Delay for TCON2
OMUX_ DLY_TCON_4
0x0C36
R/W
[7:4]
0x0
Delay for TCON5
R/W
[3:0]
0x0
Delay for TCON4
OMUX_ DLY_TCON_6
0x0C35
R/W
[7:4]
0x0
Delay for TCON7
R/W
[3:0]
0x0
Delay for TCON6
OMUX_ DLY_VS_ENAB
0x0C34
R/W
[7:4]
0x0
Delay for VSYNC
R/W
[3:0]
0x0
Delay for ENAB
OMUX_ DLY_CLK_HS
0x0C33
R/W
[7:4]
0x0
Delay for CLK
R/W
[3:0]
0x0
Delay for HSYNC
OMUX_CTRL_3
0x0C51
R/W
[7:3]
Reserved
R/W
[2]
0x0
PWM mux mode
R/W
[1]
0x0
PWM enable
R/W
[0]
0x0
TCON data invert enable, with computed
data invert pin.
OMUX_REFCOUNT
0x0C52
[7:6]
Reserved
R
[5:0]
0x0
returns a value that indicates the ADE gate
speed -- a function of temp and voltage
higher = faster logic
Table 29: Output Mux Registers (Sheet 3 of 3)
Register Name
Addr
Mode
Bits
Default
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com