数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADE3000SX 数据表(PDF) 78 Page - STMicroelectronics

部件名 ADE3000SX
功能描述  LCD Display Engines with Integrated DVI, ADC and YUV Ports
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ADE3000SX 数据表(HTML) 78 Page - STMicroelectronics

Back Button ADE3000SX Datasheet HTML 74Page - STMicroelectronics ADE3000SX Datasheet HTML 75Page - STMicroelectronics ADE3000SX Datasheet HTML 76Page - STMicroelectronics ADE3000SX Datasheet HTML 77Page - STMicroelectronics ADE3000SX Datasheet HTML 78Page - STMicroelectronics ADE3000SX Datasheet HTML 79Page - STMicroelectronics ADE3000SX Datasheet HTML 80Page - STMicroelectronics ADE3000SX Datasheet HTML 81Page - STMicroelectronics ADE3000SX Datasheet HTML 82Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 78 / 88 page
background image
Pulse Width Modulation (PWM) Block
ADE3XXX
78/88
Table 30: PWM Registers
Register Name
Addr
Mode
Bits
Default
Description
PWM_CTRL0
0x01A0
R
[7]
0x0
PWM status
0: unlocked
1: locked
R/W
[6]
0x0
0: lock to CYCLES_PER_FRAME from the
free run state machine
1: lock to CYCLES_PER_FRAME register
setting
R/W
[5]
0x0
PWM_A polarity
0: active low
1: active high
R/W
[4]
0x0
PWM_B polarity
0: active low
1: active high
R/W
[3]
0x0
0: normal operation
1: force PWM outputs to polarity settings
R/W
[2]
0x0
0: change period or duty cycle at the end of
the current cycle
1: smooth change, period or duty cycle
increment/decrement every
PWM_STEP_DELAY cycle
R/W
[1]
0x0
0: free run
1: lock to out_vsync
R/W
[0]
0x0
0: disable PWM output
1: enable PWM output
PWM_CTRL1
0x01A1
R/W
[7:4]
0x0
Lock 2
nd order gain (power of 2)
0x0 = max
0x3 = typical
0xF = min
R/W
[3:0]
0x0
Lock gain (power of 2)
0x0 = max
0x6 = typical
0xF = min
PWM_PERIOD_L
0x01A2
R/W
[7:0]
0x0
Period-2 in Free-running mode, in XCLKs
PWM_PERIOD_H
0x01A3
R/W
[7:0]
PWM_DUTY_L
0x01A4
R/W
[7:0]
0x0
Duty cycle of PWM in XCLKs
PWM_DUTY_H
0x01A5
R/W
[7:0]
PWM_OVERLAP_L
0x01A6
R/W
[7:0]
0x0
Non-overlap of PWMs in XCLKs
PWM_OVERLAP_H
0x01A7
R/W
[7:0]
PWM_STEP_DELAY
0x01A8
R/W
[7:0]
0x0
In smooth change mode, the number of
cycles skipped before the period/duty
registers are incremented/decremented
PWM_CYCLES_PER_FRAME_L
0x01A9
R/W
[7:0]
0x0
The number of cycles per frame in frame
lock mode when not using the internally
generated cycles per frame from a previous
freerun mode
PWM_CYCLES_PER_FRAME_H
0x01AA
R/W
[7:0]



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com