数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADE7754 数据表(PDF) 36 Page - Analog Devices

部件名 ADE7754
功能描述  ADE7754
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADE7754 数据表(HTML) 36 Page - Analog Devices

Back Button ADE7754 Datasheet HTML 32Page - Analog Devices ADE7754 Datasheet HTML 33Page - Analog Devices ADE7754 Datasheet HTML 34Page - Analog Devices ADE7754 Datasheet HTML 35Page - Analog Devices ADE7754 Datasheet HTML 36Page - Analog Devices ADE7754 Datasheet HTML 37Page - Analog Devices ADE7754 Datasheet HTML 38Page - Analog Devices ADE7754 Datasheet HTML 39Page - Analog Devices ADE7754 Datasheet HTML 40Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 44 page
background image
REV. PrG 01/03
PRELIMINARY TECHNICAL DATA
ADE7754
– 36 –
Address
Default
[A5:A0]
Name
R/W*
Length
Value
Description
12h
ZXTOUT
R / W
16
FFFFh
Zero Cross Time Out register. If no zero crossing is detected
within a time period specified by this register the interrupt request
line (IRQ) will go active low for the corresponding line voltage.
The maximum time-out period is 2.3 seconds - see Zero Crossing
Detection.
13h
LINCYC
R/W
16
FFFFh
Line Cycle register. The content of this register sets the
number of half line cycles while the active energy and the appar-
ent energy are accumulated in the LAENERGY and
LVAENERGY registers - See Energy Calibration.
14h
SAGCYC
R/W
8
F F h
Sag Line Cycle register. This register specifies the number of
consecutive half-line cycles where voltage channel input falls be-
low a threshold level. This register is common to the three line
voltage SAG detection. The detection threshold is specified by
SAGLVL register - See Voltage SAG Detection.
15h
SAGLVL
R / W
8
0
SAG Voltage Level. This register specifies the detection threshold
for SAG event. This register is common to the three line voltage
SAG detection. See the description of SAGCYC register for de-
tails.
16h
VPEAK
R / W
8
F F h
Voltage Peak Level. This register sets the level of the voltage
peak detection. If the selected voltage phase exceeds this level, the
PKV flag in the status register is set - See Table XII.
17h
IPEAK
R / W
8
F F h
Current Peak Level. This register sets the level of the current
peak detection. If the selected current phase exceeds this level, the
PKI flag in the status register is set - See Table XII.
18h
GAIN
R / W
8
0
PGA Gain register. This register is used to adjust the gain selec-
tion for the PGA in current and voltage channels - See Analog
Inputs and Table X. This register is also used to configuration of
the active energy accumulation - No-load threshold and sum of
absolute values.
19h
A W G
R / W
12
0
Phase A Active Power Gain register. This register calculation can
be calibrated by writing to this register. The calibration range is
50% of the nominal full scale active power. The resolution of the
gain adjust is 0.0244% / LSB.
1Ah
B W G
R / W
12
0
Phase B Active Power Gain
1Bh
C W G
R / W
12
0
Phase C Active Power Gain
1Ch
AVAG
R / W
12
0
VA Gain register. This register calculation can be calibrated by
writing this register. The calibration range is 50% of the nominal
full scale real power. The resolution of the gain adjust is
0.02444% / LSB.
1Dh
BVAG
R / W
12
0
Phase B VA Gain
1Eh
CVAG
R / W
12
0
Phase C VA Gain
1Fh
APHCAL
R / W
5
0
Phase A Phase Calibration Register
20h
BPHCAL
R / W
5
0
Phase B Phase Calibration Register
21h
CPHCAL
R / W
5
0
Phase C Phase Calibration Register
22h
AAPOS
R / W
12
0
Phase A Power Offset Calibration Register
23h
BAPOS
R / W
12
0
Phase B Power Offset Calibration Register
24h
CAPOS
R / W
12
0
Phase C Power Offset Calibration Register
25h
CFNUM
R / W
12
0h
CF Scaling Numerator register. The content of this register is
used in the numerator of CF output scaling.
26h
CFDEN
R / W
12
3Fh
CF Scaling Denominator register. The content of this register
is used in the denominator of CF output scaling.
27h
WDIV
R/W
8
0
Active Energy register divider
28h
VADIV
R / W
8
0
Apparent Energy register divider
29h
AIRMS
R
24
0
Phase A Current channel RMS register. The register contains the
RMS component of one input of the current channel. The source
is selected by data bits
in the mode register.
2Ah
BIRMS
R
24
0
Phase B Current channel RMS register.
2Bh
CIRMS
R
24
0
Phase C Current channel RMS register.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com