数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

WM8281ECS/R 数据表(PDF) 127 Page - Cirrus Logic

部件名 WM8281ECS/R
功能描述  Low Power Audio System with Ambient Noise Cancellation and Echo Cancellation
PDF  392 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

WM8281ECS/R 数据表(HTML) 127 Page - Cirrus Logic

Back Button WM8281ECS/R Datasheet HTML 123Page - Cirrus Logic WM8281ECS/R Datasheet HTML 124Page - Cirrus Logic WM8281ECS/R Datasheet HTML 125Page - Cirrus Logic WM8281ECS/R Datasheet HTML 126Page - Cirrus Logic WM8281ECS/R Datasheet HTML 127Page - Cirrus Logic WM8281ECS/R Datasheet HTML 128Page - Cirrus Logic WM8281ECS/R Datasheet HTML 129Page - Cirrus Logic WM8281ECS/R Datasheet HTML 130Page - Cirrus Logic WM8281ECS/R Datasheet HTML 131Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 127 / 392 page
background image
WM8281
Rev 4.0
127
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R4865
(1301h)
DSP3
Clocking 1
2:0
DSP3_CLK_SEL
[2:0]
000
DSP3 Clock Frequency Select
000 = 6.144MHz (5.6448MHz)
001 = 12.288MHz (11.2896MHz)
010 = 24.576MHz (22.5792MHz)
011 = 49.152MHz (45.1584MHz)
100 = 73.728MHz (67.7376MHz)
101 = 98.304MHz (90.3168MHz)
110 = 147.456MHz (135.4752MHz)
111 = Reserved
The DSP3 Clock must be less than or
equal to the SYSCLK frequency. The
frequencies must also be integer-related
(eg. divide by 1, 2, 3 etc.).
The frequencies in brackets apply for
44.1kHz-related sample rates only (ie.
SAMPLE_RATE_n = 01XXX).
R4868
(1304h)
DSP3
Status 1
0
DSP3_RAM_RD
Y
0
DSP3 Memory Status
0 = Not ready
1 = Ready
Note - DSP3 memory should not be
accessed until this bit has been set.
R4870
(1306h)
DSP3
Status 3
3:1
DSP3_CLK_SEL
_STS [2:0
000
DSP3 Clock Frequency
(Read only, Only valid when the
respective DSP Clock is enabled)
000 = 6.144MHz (5.6448MHz)
001 = 12.288MHz (11.2896MHz)
010 = 24.576MHz (22.5792MHz)
011 = 49.152MHz (45.1584MHz)
100 = 73.728MHz (67.7376MHz)
101 = 98.304MHz (90.3168MHz)
110 = 147.456MHz (135.4752MHz)
111 = Reserved
The frequencies in brackets apply for
44.1kHz-related sample rates only (ie.
SAMPLE_RATE_n = 01XXX).
0
DSP3_CLK_AVAI
L
0
DSP3 Clock Availability
(Read only)
0 = No Clock
1 = Clock Available
Note
– this bit exists for legacy software
support only; it is not recommended for
future designs, as the readback may be
unreliable on the latest device
architectures.
R4871
(1307h)
DSP3
Status 4
15:0
DSP3_DUALME
M_COLLISION_A
DDR [15:0]
0000h
DSP3 Dual Memory Collision Address
In the event of a DSP3 memory access
collision, this field will report the address
at which the collision occurred.
The address is defined relative to the base
address of the shared data memory. The
LSB represents one 24-bit DSP memory
word.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com