 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
WM8281ECS/R 数据表(PDF) 42 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
WM8281ECS/R 数据表(HTML) 42 Page - Cirrus Logic |
|
|
42 / 392 page  WM8281 42 Rev 4.0 JTAG INTERFACE TIMING TCK (input) tCCH tCCL tCCY TDI (input) tDSU tDH TMS (input) tMSU tMH TDO (output) tDD TRST (input) tRSU tRH Figure 12 JTAG Interface Timing Test Conditions The following timing information is valid across the full range of recommended operating conditions, unless otherwise noted. CLOAD = 25pF (output pins). TCK slew (20% to 80%) = 5ns. PARAMETER SYMBOL MIN TYP MAX UNIT JTAG Interface Timing TCK cycle time TCCY 50 ns TCK pulse width high TCCH 20 ns TCK pulse width low TCCL 20 ns TMS setup time to TCK rising edge TMSU 1 ns TMS hold time from TCK rising edge TMH 2 ns TDI setup time to TCK rising edge TDSU 1 ns TDI hold time from TCK rising edge TDH 2 ns TDO propagation delay from TCK falling edge TDD 0 17 ns TRST setup time to TCK rising edge TRSU 3 ns TRST hold time from TCK rising edge TRH 3 ns TRST pulse width low 20 ns |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
