WM8281ECSSLASHR datasheet(205/392 Pages) CIRRUS

205 / 392 page

WM8281

Rev 4.0

205

ADDRESS

BIT

LABEL

DEFAUL

DESCRIPTION

R723

(02D3h)

Jack detect

analogue

JD1_ENA

JACKDET enable

0 = Disabled

1 = Enabled

R3413

(0D55h)

AOD IRQ

Raw Status

JD1_STS

JACKDET input status

0 = Jack not detected

1 = Jack is detected

(Assumes the JACKDET pin is

pulled ‘low’ on Jack insertion.)

R3414

(0D56h)

Jack detect

debounce

JD1_DB

JACKDET input de-bounce

0 = Disabled

1 = Enabled

Table 75 Jack Detect Control

A recommended connection circuit, including headphone output on HPOUT1 and microphone

connections, is shown in Figure 61.

See “Applications Information” for details of recommended

external components.

WM8281

HPOUT1L

HPOUT1R

HPOUT1FB1

JACKDET

MICDET1

Note: The illustrated circuit assumes

the jack insertion switch contacts are

closed when jack is inserted.

* Note that the Right analogue mic

channel is recommended with the

external accessory detect function

(jack insertion switch)

MICBIASn

2.2k

 (+/-2%)

* INnRP

Figure 61 Jack Detect and External Accessory Connections

The internal comparator circuit used to detect the JACKDET status is illustrated in Figure 62.

The threshold voltages for the jack detect circuit are noted in the “Electrical Characteristics”. Note that

separate thresholds are defined for jack insertion and jack removal.

JACKDET

reference

AVDD

Jack Detect logic



(jack insertion switch)

Note: The illustrated circuit assumes the

jack insertion switch contacts are closed

when jack is inserted.

Figure 62 Jack Detect Comparator

WM8281ECS/R 数据表(PDF) 205 Page - Cirrus Logic

WM8281ECS/R 数据表(HTML) 205 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载