WM9713 datasheet(56/111 Pages) WOLFSON

56 / 111 page

WM9713L

Preliminary Technical Data

PTD, March 2004, Rev 2.2

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

24h

Output Volume

Mapping (Jack

Insert)

3:2

DCDRVSEL

00: Default, AC coupled headphone.

01: OUT4 as mid-rail output buffer.

11: OUT3 as mid-rail output buffer.

Table 41 DC Coupled Headphone Configuration

In summary:

JIEN not set: Outputs work as normal as selected in the Powerdown and Output PGA Mux Select

registers.

JIEN set: On jack insert GPIO1/6/7/8 is pulled low, HPL and HPR are enabled, DCDRVSEL decides

if the headphones are DC or AC coupled and configures OUT3 or OUT4 to suit, EARSPKSEL

decides if MONO, OUT3 or OUT4 need to be tri-stated to ensure no sound out on the ear-speaker

and finally all other outputs are disabled as explained above to prevent pops on re-enabling.

On jack out GPIO1/6/7/8 is pulled high, the outputs work as normal as selected in the Powerdown

and Output PGA Mux Select registers except that HPL Volume is controlled by EARSPKSEL to

ensure correct ear speaker operation.

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

24h Output

Volume

Mapping

(Jack

Insert)

JIEN

0 (OFF)

Jack Insert Enable – Takes output of GPIO1

logic

5Ah

Additional

Functions

(1)

7:6

JSEL

(GPIO1)

GPIO select for jack insert detection:

00: GPIO1

01: GPIO6

10: GPIO7

11: GPIO8

Table 42 Jack Insertion / Auto-Switching (1)

WM9713 数据表(PDF) 56 Page - Wolfson Microelectronics plc

WM9713 数据表(HTML) 56 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载