WM9713 datasheet(22/111 Pages) WOLFSON

22 / 111 page

WM9713L

Preliminary Technical Data

PTD, March 2004, Rev 2.2

Powerdown for the PLL and internal clocks is via registers 26h and 3Ch (see Table 6).

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

26h

PR5

1 (Off)

Internal clock disable (active high)

3Ch

PLL

1 (Off)

PLL powerdown (active high)

N.B. both PR5 and PLL must be asserted low before PLL is enabled

Table 6 PLL Powerdown Control

DATA AND CONTROL INTERFACE

The WM9713L has two interfaces, a data and control AC’97 interface and a data only PCM interface.

The AC’97 interface is available through dedicated pins (SDATAOUT, SDATAIN, SYNC, BITCLK and

RESETB) and is the sole control interface with access to all data streams on the device except for

the Voice DAC. The PCM interface is available through the GPIO pins (PCMCLK, PCMFS, PCMDAC

and PCMADC) and provides access to the Voice DAC. It can also transmit the data from the Stereo

ADC. This can be useful, for example, to allow both sides of a phone conversation to be recorded by

mixing the transmit and receive paths on one of the ADC channels and transmitting it over the PCM

interface.

AC97 INTERFACE

INTERFACE PROTOCOL

The WM9713Lhas a single AC’97 interface for both data transfer and control. The AC-Link uses 5

wires:

•

SDATAIN (pin 8) carries data from the WM9713L to the controller

•

SDATAOUT (pin 5) carries data from the controller to the WM9713L

•

BITCLK (pin 6) is a clock, derived from either MCLKA or MCLKB inputs and

supplied to the controller.

•

SYNC is a synchronization signal generated by the controller and passed to the

WM9713L

•

RESETB resets the WM9713L to its default state

Figure 4 AC-Link Interface (typical case with BITCLK generated by the AC97 codec)

The SDATAIN and SDATAOUT signals each carry 13 time-division multiplexed data streams (slots 0

to 12). A complete sequence of slots 0 to 12 is referred to as an AC-Link frame, and contains a total

of 256 bits. The frame rate is 48kHz. This makes it possible to simultaneously transmit and receive

multiple data streams (e.g. audio, touchpanel, AUXDAC, control) at sample rates up to 48kHz.

Detailed information can be found in the AC’97 (Revision 2.2) specification, which can be obtained at

WM9713 数据表(PDF) 22 Page - Wolfson Microelectronics plc

WM9713 数据表(HTML) 22 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载