数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

WM9713 数据表(PDF) 20 Page - Wolfson Microelectronics plc

部件名 WM9713
功能描述  AC 97 AUDIO TOUCHPANEL CODEC
PDF  111 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  WOLFSON [Wolfson Microelectronics plc]
网页  http://www.wolfsonmicro.com
标志 WOLFSON - Wolfson Microelectronics plc

WM9713 数据表(HTML) 20 Page - Wolfson Microelectronics plc

Back Button WM9713 Datasheet HTML 16Page - Wolfson Microelectronics plc WM9713 Datasheet HTML 17Page - Wolfson Microelectronics plc WM9713 Datasheet HTML 18Page - Wolfson Microelectronics plc WM9713 Datasheet HTML 19Page - Wolfson Microelectronics plc WM9713 Datasheet HTML 20Page - Wolfson Microelectronics plc WM9713 Datasheet HTML 21Page - Wolfson Microelectronics plc WM9713 Datasheet HTML 22Page - Wolfson Microelectronics plc WM9713 Datasheet HTML 23Page - Wolfson Microelectronics plc WM9713 Datasheet HTML 24Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 111 page
background image
WM9713L
Preliminary Technical Data
1
PTD, March 2004, Rev 2.2
20
PEN ADC
The clock for the PENADC nominally runs at 768kHz and is derived from BITCLK. The divisor for the
clock generator is set by PENDIV. This enables the PENADC clock frequency to be set according to
power consumption and conversion rate considerations.
PLL MODE
The PLL operation is controlled by register 46h (see Table 3) and has two modes of operation:
•
Integer N
•
Fractional N
The PLL has been optimized for nominal input clock (PLL_IN) frequencies in the range 8.192MHz –
19.661MHz (LF=0) and 2.048MHz – 4.9152MHz (LF=1).
Through use of a clock divider (div by 2 / 4) on the input to the PLL frequencies up to 78.6MHz can
be accommodated. The input clock divider is enabled by DIVSEL (0=Off) and the division ratio is set
by DIVCTL (0=div2, 1=div4).
Figure 3 PLL Architecture
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
15:12
N[3:0]
0000
PLL integer division control (must be set
between 5-12 for integer N mode)
11
LF
0 = off
Allows PLL operation with low frequency
input clocks (< 8.192MHz)
10
SDM
0 = off
Sigma Delta Modulator enable. Allows
fractional N division
9
DIVSEL
0 = off
Enables input clock to PLL to be divided by
2 or 4. Use if input clock is above 14.4MHz
8
DIVCTL
0
Controls division mode when DIVSEL is
high. 0 = div by 2, 1= div by 4.
6:4
PGADDR
000
Pager address bits to access programming
of K[21:0] and SPLL[7:0]
46h
3:0
PGDATA
0000
Pager data bits
Table 3 PLL Clock Control



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com