TNETV2685FIBZUT7 datasheet(149/191 Pages) TI1

149 / 191 page

TMS320DM647

TMS320DM648

www.ti.com

SPRS372H – MAY 2007 – REVISED APRIL 2012

6.17 Peripheral Component Interconnect (PCI)

The device supports connections to a PCI backplane via the integrated PCI master/slave bus interface.

The PCI port interfaces to DSP internal resources via the data switched central resource. .

For more detailed information on the PCI port peripheral module, see the TMS320DM647/DM648

Peripheral Component Interconnect (PCI) User's Guide (literature number SPRUEL4).

6.17.1 PCI Device-Specific Information

The PCI peripheral conforms to the PCI Local Bus Specification (version 2.3). The PCI peripheral can act

both as a PCI bus master and as a target. It supports PCI bus operation of speeds up to 66 MHz and uses

a 32-bit data/address bus.

The pins of the PCI peripheral are multiplexed with the pins of the HPI, and GPIO peripherals. PCI

functionality for these pins is controlled (enabled/disabled) by the UHPIEN pin (H2). The maximum speed

of the PCI, 33 MHz or 66 MHz, is controlled through the PCI66 pin (G5). For more detailed information on

the peripheral control, see Section 3.

The device provides an initialization mechanism through which the default values for some of the PCI

configuration registers can be read from an I2C EEPROM. Table 6-68 shows the registers which can be

initialized through the PCI auto-initialization. Also shown is the default value of these registers when PCI

auto-initialization is not used. PCI auto-initialization is enabled by selecting PCI boot with auto-

initialization. For more information on this feature, see the TMS320DM647/DM648 Peripheral Component

Interconnect (PCI) User's Guide (literature number SPRUEL4) and the Using the TMS320DM647/DM648

Bootloader Application Report (literature number SPRAAJ1).

Table 6-68. Default Values for PCI Configuration

Registers

DEFAULT

VALUE

Vendor ID/Device ID Register (PCIVENDEV)

104C B003h

Class Code/Revision ID Register (PCICLREV)

0000 0001h

Subsystem Vendor ID/Subsystem ID Register

0000 0000h

(PCISUBID)

Max Latency/Min Grant/Interrupt Pin/Interrupt Line

0000 0100h

Peripheral Information and Electrical Specifications

149

Submit Documentation Feedback

Product Folder Link(s): TMS320DM647 TMS320DM648

TNETV2685FIBZUT7 数据表(PDF) 149 Page - Texas Instruments

TNETV2685FIBZUT7 数据表(HTML) 149 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载