TNETV2685FIBZUT7 datasheet(50/191 Pages) TI1

50 / 191 page

TMS320DM647

TMS320DM648

SPRS372H – MAY 2007 – REVISED APRIL 2012

www.ti.com

System Interconnect

The C64x+ Megamodule, the EDMA3 transfer controllers, and the system peripherals are interconnected

through two switch fabrics. The switch fabrics allow for low-latency, concurrent data transfers between

master peripherals and slave peripherals. Through a switch fabric, the CPU can send data to the video

ports without affecting a data transfer between the PCI and the DDR2 memory controller. The switch

fabrics also allow for seamless arbitration between the system masters when accessing system slaves.

4.1

Internal Buses, Bridges, and Switch Fabrics

Two types of buses exist in the device: data buses and configuration buses. Some device peripherals

have both a data bus and a configuration bus interface, while others only have one type of interface.

Furthermore, the bus interface width and speed varies from peripheral to peripheral. Configuration buses

are mainly used to access the register space of a peripheral and the data buses are used mainly for data

transfers. However, in some cases, the configuration bus is also used to transfer data. For example, data

is transferred to the UART or I2C via their configuration bus. Similarly, the data bus can also be used to

access the register space of a peripheral. For example, the EMIFA and DDR2 memory controller registers

are accessed through their data bus interface.

The C64x+ Megamodule, the EDMA3 traffic controllers, and the various system peripherals can be divided

into two categories: masters and slaves. Masters are capable of initiating read and write transfers in the

system and do not rely on the EDMA3 for their data transfers. Slaves, on the other hand, rely on the

EDMA3 to perform transfers to and from them. Masters include the EDMA3 traffic controllers and PCI.

Slaves include the McASP, video ports, and I2C.

The device contains two switch fabrics through which masters and slaves communicate. The data switch

fabric, known as the data switched central resource (SCR), is a high-throughput interconnect mainly used

to move data across the system (for more information, see Section 4.2). The data SCR connects masters

to slaves via 128-bit data buses running at a SYSCLK1 frequency (SYSCLK1 is generated from PLL1

controller). Peripherals that have a 128-bit data bus interface running at this speed can connect directly to

the data SCR; other peripherals require a bridge.

The configuration switch fabric, also known as the configuration switch central resource (SCR) is mainly

used by the C64x+ Megamodule to access peripheral registers (for more information, see Section 4.3).

The configuration SCR connects the C64x+ Megamodule to slaves via 32-bit configuration buses running

at a SYSCLK1 frequency (SYSCLK1 is generated from the PLL1 controller). As with the data SCR, some

peripherals require the use of a bridge to interface to the configuration SCR. Note that the data SCR also

connects to the configuration SCR. Bridges perform a variety of functions:

•

Conversion between configuration bus and data bus.

•

Width conversion between peripheral bus width and SCR bus width

•

Frequency conversion between peripheral bus frequency and SCR bus frequency

For example, the EMIFA memory controller require a bridge to convert their 64-bit data bus interface into a

128-bit interface so that they can connect to the data SCR.

Some peripherals can be accessed through the data SCR and also through the configuration SCR.

4.2

Data Switch Fabric Connections

Figure 4-1 shows the connection between slaves and masters through the data switched central resource

(SCR). Masters are shown on the right and slaves on the left. The data SCR connects masters to slaves

via 128-bit data buses running at a SYSCLK1 frequency. SYSCLK1 is supplied by the PLL1 controller and

is fixed at a frequency equal to the CPU frequency divided by 3. Some peripherals, like PCI and the

C64x+ Megamodule, have both slave and master ports. Each EDMA3 transfer controller has an

independent connection to the data SCR.

Masters can access the configuration SCR through the data SCR. The configuration SCR is described in

Section 4.3.

System Interconnect

Submit Documentation Feedback

Product Folder Link(s): TMS320DM647 TMS320DM648

TNETV2685FIBZUT7 数据表(PDF) 50 Page - Texas Instruments

TNETV2685FIBZUT7 数据表(HTML) 50 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载