数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7MC1K2 数据表(PDF) 242 Page - STMicroelectronics

部件名 ST7MC1K2
功能描述  Clock, reset and supply management
PDF  371 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7MC1K2 数据表(HTML) 242 Page - STMicroelectronics

Back Button ST7MC1K2 Datasheet HTML 238Page - STMicroelectronics ST7MC1K2 Datasheet HTML 239Page - STMicroelectronics ST7MC1K2 Datasheet HTML 240Page - STMicroelectronics ST7MC1K2 Datasheet HTML 241Page - STMicroelectronics ST7MC1K2 Datasheet HTML 242Page - STMicroelectronics ST7MC1K2 Datasheet HTML 243Page - STMicroelectronics ST7MC1K2 Datasheet HTML 244Page - STMicroelectronics ST7MC1K2 Datasheet HTML 245Page - STMicroelectronics ST7MC1K2 Datasheet HTML 246Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 242 / 371 page
background image
Obsolete
Product(s)
- Obsolete
Product(s)
On-chip peripherals
ST7MC1K2-Auto, ST7MC1K6-Auto, ST7MC2S4-Auto, ST7MC2S6-Auto
242/371
MPHST phase state register
A preload register enables software to asynchronously update the channel configuration for
the next step (during the previous commutation interrupt routine for example): the OO[5:0]
bits in the MPHST register are copied to the phase register on a C event.
Direct access to the phase register is also possible when the DAC bit in the MCRA register
is set.
Note:
In direct access mode (DAC bit is set in MCRA register):
1.
A C event is generated as soon as there is a write access to OO[5:0] bits in MPHST
register.
2.
The PWM application is selected by the OS0 bit in the MCRB register.
3.
Regardless of the value of the CKE bit in the MCRA register, the MTIM Clock is
disabled and D and Z events are not detected.
The polarity register is used to match the polarity of the power drivers keeping the same
control logic and software. If one of the OPx bits in the MPOL register is set, this means the
switch x is ON when MCOx is VDD.
Each output status depends also on the momentary state of the PWM, its group (low or
high), and the peripheral state.
PWM features
The outputs can be split in two PWM groups in order to differentiate the high side and the
low side switches. This output property can be programmed using the OE[5:0] bits in the
MPAR register.
Table 107.
Output state
OP[5:0] bit
OO[5:0] bit
MCO[5:0] pin
00
1 (OFF)
0
1
0-(PWM allowed)
10
0 (OFF)
1
1
1-(PWM allowed)
Table 108.
DAC and MOE bit meaning
MOE bit
DAC bit
Effect on output
0
x
Reset state(1)
1.
The reset state of the outputs can be either high impedance, low or high state depending on the
corresponding option bit.
1
0
Standard running mode
11
MPHST register value (depending on MPOL, MPAR register values
and PWM setting). See Table 155.
Table 109.
Meaning of the OE[5:0] bits
OE[5:0]
Channel group
0
High channel
1
Low channel
Obsolete
Product(s)
- Obsolete
Product(s)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com