| 数据搜索系统,热门电子元器件搜索 |
|
STM32F769AI 数据表(PDF) 117 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F769AI 数据表(HTML) 117 Page - STMicroelectronics |
|
117 / 255 page ![]() DocID029041 Rev 4 117/255 STM32F765xx STM32F767xx STM32F768Ax STM32F769xx Electrical characteristics 224 V12 Regulator ON: 1.2 V internal voltage on VCAP_1/VCAP_2 pins Power Scale 3 ((VOS[1:0] bits in PWR_CR register = 0x01), 144 MHz HCLK max frequency 1.08 1.14 1.20 V Power Scale 2 ((VOS[1:0] bits in PWR_CR register = 0x10), 168 MHz HCLK max frequency with over-drive OFF or 180 MHz with over-drive ON 1.20 1.26 1.32 Power Scale 1 ((VOS[1:0] bits in PWR_CR register = 0x11), 180 MHz HCLK max frequency with over-drive OFF or 216 MHz with over-drive ON 1.26 1.32 1.40 Regulator OFF: 1.2 V external voltage must be supplied from external regulator on VCAP_1/VCAP_2 pins(7) Max frequency 144 MHz 1.10 1.14 1.20 Max frequency 168MHz 1.20 1.26 1.32 Max frequency 180 MHz 1.26 1.32 1.38 VIN Input voltage on RST and FT pins(8) 2 V ≤ VDD ≤ 3.6 V 0.3 - 5.5 VDD ≤ 2 V 0.3 - 5.2 Input voltage on TTa pins - 0.3 - VDDA+ 0.3 Input voltage on BOOT pin - 0 - 9 PD Power dissipation at TA = 85 °C for suffix 6 or TA = 105 °C for suffix 7(9) LQFP100 - - 465 mW WLCSP180 - - 641 LQFP144 - - 500 LQFP176 - - 526 UFBGA176 - - 513 LQFP208 - - 1053 TFBGA216 - - 690 TA Ambient temperature for 6 suffix version Maximum power dissipation 40 - 85 °C Low power dissipation(10) 40 - 105 Ambient temperature for 7 suffix version Maximum power dissipation 40 - 105 °C Low power dissipation(10) 40 - 125 TJ Junction temperature range 6 suffix version 40 - 105 °C 7 suffix version 40 - 125 1. The over-drive mode is not supported at the voltage ranges from 1.7 to 2.1 V. 2. 216 MHz maximum frequency for 6 suffix version (200 MHz maximum frequency for 7 suffix version). 3. VDD/VDDA minimum value of 1.7 V is obtained with the use of an external power supply supervisor (refer to Section 2.18.2: Internal reset OFF). 4. When the ADC is used, refer to Table 71: ADC characteristics. 5. If VREF+ pin is present, it must respect the following condition: VDDA-VREF+ < 1.2 V. 6. It is recommended to power VDD and VDDA from the same source. A maximum difference of 300 mV between VDD and VDDA can be tolerated during power-up and power-down operation. Table 17. General operating conditions (continued) Symbol Parameter Conditions(1) Min Typ Max Unit |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |