LP3906 datasheet(6/38 Pages) NSC

6 / 38 page

Absolute Maximum Ratings (Notes 1, 2)

If Military/Aerospace specified devices are required,

please contact the National Semiconductor Sales Office/

Distributors for availability and specifications.

IN, SDA, SCL

−0.3V to +6V

GND to GND SLUG

±0.3V

Power Dissipation (P

D_MAX)

A=85˚C, TMAX=125˚C, (Note 5))

1.43 W

Junction Temperature (T

J-MAX)

150˚C

Storage Temperature Range

−65˚C to +150˚C

Maximum Lead Temperature (Soldering)

260˚C

ESD Ratings

Human Body Model (Note 4)

2 kV

Operating Ratings (Notes 1, 2, 7)

Bucks

2.7V to 5.5V

0to(V

IN + 0.3V)

Junction Temperature (T

J) Range

−40˚C to +125˚C

Ambient Temperature (T

A) Range (Note 6)

−40˚C to +85˚C

Thermal Properties (Notes 3, 5, 6)

Junction-to-Ambient Thermal Resistance

(

JA)SQA024AG

28˚C/W

Electrical Characteristics

General Electrical Characteristics (Notes 1, 2, 7, 13)

Unless otherwise noted, V

IN = 3.6V, Typical values and limits appearing in normal type apply for TJ = 25˚C. Limits appearing in

boldface type apply over the entire junction temperature range for operation, −40˚C to +125˚C.

Symbol

Parameter

Conditions

Min

Typ

Max

Units

POR

Power-On Reset Threshold

DD Falling Edge

1.9

Thermal Shutdown Threshold

160

˚C

SDH

Themal Shutdown Hysteresis

˚C

2C Compatible Interface Electrical Specifications (Note 13)

Unless otherwise noted, V

IN = 3.6V. Typical values and limits appearing in normal type apply for TJ = 25˚C. Limits appearing in

boldface type apply over the entire junction temperature range for operation, −40˚C to +125˚C

Symbol

Parameter

Conditions

Min

Typ

Max

Units

CLK

Clock Frequency

400

kHz

Bus-Free Time Between Start and Stop

(Note 13)

1.3

µs

HOLD

Hold Time Repeated Start Condition

(Note 13)

0.6

µs

CLKLP

CLK Low Period

(Note 13)

1.3

µs

CLKHP

CLK High Period

(Note 13)

0.6

µs

Set Up Time Repeated Start Condition

(Note 13)

0.6

µs

DATAHLD

Data Hold time

(Note 13)

µs

DATASU

Data Set Up Time

(Note 13)

100

Set Up Time for Start Condition

(Note 13)

0.6

µs

TRANS

Maximum Pulse Width of Spikes that

Must be Suppressed by the Input Filter

of Both DATA & CLK Signals.

(Note 13)

LP3906 数据表(PDF) 6 Page - National Semiconductor (TI)

LP3906 数据表(HTML) 6 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38

数据表下载

链接网址

LP3906 数据表(PDF) 6 Page - National Semiconductor (TI)

LP3906 数据表(HTML) 6 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38

数据表 下载

链接网址

数据表下载