R5F100GD datasheet(53/202 Pages) RENESAS

53 / 202 page

RL78/G13

1. OUTLINE

Page 53 of 196

R01DS0131EJ0330 Rev.3.30

Mar 31, 2016

The number of PWM outputs varies depending on the setting of channels in use (the number of

masters and slaves) (see 6.9.3 Operation as multiple PWM output function in the RL78/G13 User’s

Manual).

(2/2)

80-pin

100-pin

128-pin

Item

R5F100Mx

R5F101Mx

R5F100Px

R5F101Px

R5F100Sx

R5F101Sx

Clock output/buzzer output

 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz

(Main system clock: fMAIN = 20 MHz operation)

 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz

(Subsystem clock: fSUB = 32.768 kHz operation)

8/10-bit resolution A/D converter

17 channels

20 channels

26 channels

Serial interface

[80-pin, 100-pin, 128-pin products]

 CSI: 2 channels/simplified I2C: 2 channels/UART: 1 channel

 CSI: 2 channels/simplified I2C: 2 channels/UART (UART supporting LIN-bus): 1 channel

 CSI: 2 channels/simplified I2C: 2 channels/UART: 1 channel

2C bus

2 channels

Multiplier and divider/multiply-

accumulator

 16 bits  16 bits = 32 bits (Unsigned or signed)

 32 bits  32 bits = 32 bits (Unsigned)

 16 bits  16 bits + 32 bits = 32 bits (Unsigned or signed)

DMA controller

4 channels

Internal

Vectored

interrupt sources

External

Key interrupt

Reset

 Reset by RESET pin

 Internal reset by watchdog timer

 Internal reset by power-on-reset

 Internal reset by voltage detector

 Internal reset by illegal instruction execution Note

 Internal reset by RAM parity error

 Internal reset by illegal-memory access

Power-on-reset circuit

 Power-on-reset:

1.51 V (TYP.)

 Power-down-reset: 1.50 V (TYP.)

Voltage detector

 Rising edge :

1.67 V to 4.06 V (14 stages)

 Falling edge :

1.63 V to 3.98 V (14 stages)

On-chip debug function

Provided

Power supply voltage

DD = 1.6 to 5.5 V (TA = -40 to +85°C)

DD = 2.4 to 5.5 V (TA = -40 to +105°C)

Operating ambient temperature

TA = 40 to +85°C (A: Consumer applications, D: Industrial applications )

TA = 40 to +105°C (G: Industrial applications)

Note

The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip

debug emulator.

<R>

R5F100GD 数据表(PDF) 53 Page - Renesas Technology Corp

R5F100GD 数据表(HTML) 53 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载