数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

R5F100GD 数据表(PDF) 89 Page - Renesas Technology Corp

部件名 R5F100GD
功能描述  True Low Power Platform
PDF  202 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

R5F100GD 数据表(HTML) 89 Page - Renesas Technology Corp

Back Button R5F100GD Datasheet HTML 85Page - Renesas Technology Corp R5F100GD Datasheet HTML 86Page - Renesas Technology Corp R5F100GD Datasheet HTML 87Page - Renesas Technology Corp R5F100GD Datasheet HTML 88Page - Renesas Technology Corp R5F100GD Datasheet HTML 89Page - Renesas Technology Corp R5F100GD Datasheet HTML 90Page - Renesas Technology Corp R5F100GD Datasheet HTML 91Page - Renesas Technology Corp R5F100GD Datasheet HTML 92Page - Renesas Technology Corp R5F100GD Datasheet HTML 93Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 89 / 202 page
background image
RL78/G13
2. ELECTRICAL SPECIFICATIONS (TA = -40 to +85
C)
Page 89 of 196
R01DS0131EJ0330 Rev.3.30
Mar 31, 2016
(5) During communication at same potential (simplified I
2C mode) (2/2)
(TA =
40 to +85C, 1.6 V  EVDD0 = EVDD1  VDD  5.5 V, VSS = EVSS0 = EVSS1 = 0 V)
HS (high-speed
main) Mode
LS (low-speed
main) Mode
LV (low-voltage
main) Mode
Parameter
Symbol
Conditions
MIN.
MAX.
MIN.
MAX.
MIN.
MAX.
Unit
2.7 V
 EVDD0  5.5 V,
Cb = 50 pF, Rb = 2.7 k
1/fMCK
+ 85
Note2
1/fMCK
+ 145
Note2
1/fMCK
+ 145
Note2
ns
1.8 V
 EVDD0  5.5 V,
Cb = 100 pF, Rb = 3 k
1/fMCK
+ 145
Note2
1/fMCK
+ 145
Note2
1/fMCK
+ 145
Note2
ns
1.8 V
 EVDD0 < 2.7 V,
Cb = 100 pF, Rb = 5 k
1/fMCK
+ 230
Note2
1/fMCK
+ 230
Note2
1/fMCK
+ 230
Note2
ns
1.7 V
 EVDD0 < 1.8 V,
Cb = 100 pF, Rb = 5 k
1/fMCK
+ 290
Note2
1/fMCK
+ 290
Note2
1/fMCK
+ 290
Note2
ns
Data setup time (reception)
tSU:DAT
1.6 V
 EVDD0 < 1.8 V,
Cb = 100 pF, Rb = 5 k
1/fMCK
+ 290
Note2
1/fMCK
+ 290
Note2
ns
2.7 V
 EVDD0  5.5 V,
Cb = 50 pF, Rb = 2.7 k
0
305
0
305
0
305
ns
1.8 V
 EVDD0  5.5 V,
Cb = 100 pF, Rb = 3 k
0
355
0
355
0
355
ns
1.8 V
 EVDD0 < 2.7 V,
Cb = 100 pF, Rb = 5 k
0
405
0
405
0
405
ns
1.7 V
 EVDD0 < 1.8 V,
Cb = 100 pF, Rb = 5 k
0
405
0
405
0
405
ns
Data hold time
(transmission)
tHD:DAT
1.6 V
 EVDD0 < 1.8 V,
Cb = 100 pF, Rb = 5 k
0
405
0
405
ns
Notes 1. The value must also be equal to or less than fMCK/4.
2. Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".
Caution
Select the normal input buffer and the N-ch open drain output (VDD tolerance (When 20- to 52-pin
products)/EVDD tolerance (When 64- to 128-pin products)) mode for the SDAr pin and the normal
output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode
register h (POMh).
(Remarks are listed on the next page.)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com