数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

R5F100GD 数据表(PDF) 112 Page - Renesas Technology Corp

部件名 R5F100GD
功能描述  True Low Power Platform
PDF  202 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

R5F100GD 数据表(HTML) 112 Page - Renesas Technology Corp

Back Button R5F100GD Datasheet HTML 108Page - Renesas Technology Corp R5F100GD Datasheet HTML 109Page - Renesas Technology Corp R5F100GD Datasheet HTML 110Page - Renesas Technology Corp R5F100GD Datasheet HTML 111Page - Renesas Technology Corp R5F100GD Datasheet HTML 112Page - Renesas Technology Corp R5F100GD Datasheet HTML 113Page - Renesas Technology Corp R5F100GD Datasheet HTML 114Page - Renesas Technology Corp R5F100GD Datasheet HTML 115Page - Renesas Technology Corp R5F100GD Datasheet HTML 116Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 112 / 202 page
background image
RL78/G13
2. ELECTRICAL SPECIFICATIONS (TA = -40 to +85
C)
Page 112 of 196
R01DS0131EJ0330 Rev.3.30
Mar 31, 2016
(3) I
2C fast mode plus
(TA =
40 to +85C, 1.6 V  EVDD0 = EVDD1  VDD  5.5 V, VSS = EVSS0 = EVSS1 = 0 V)
HS (high-speed
main) Mode
LS (low-speed
main) Mode
LV (low-voltage
main) Mode
Parameter
Symbol
Conditions
MIN.
MAX.
MIN.
MAX.
MIN.
MAX.
Unit
SCLA0 clock frequency
fSCL
Fast mode plus:
fCLK
 10 MHz
2.7 V
 EVDD0  5.5 V
0
1000
kHz
Setup time of restart
condition
tSU:STA
2.7 V
 EVDD0  5.5 V
0.26
s
Hold time
Note 1
tHD:STA
2.7 V
 EVDD0  5.5 V
0.26
s
Hold time when SCLA0 =
“L”
tLOW
2.7 V
 EVDD0  5.5 V
0.5
s
Hold time when SCLA0 =
“H”
tHIGH
2.7 V
 EVDD0  5.5 V
0.26
s
Data setup time
(reception)
tSU:DAT
2.7 V
 EVDD0  5.5 V
50
s
Data hold time
(transmission)
Note 2
tHD:DAT
2.7 V
 EVDD0  5.5 V
0
0.45
s
Setup time of stop
condition
tSU:STO
2.7 V
 EVDD0  5.5 V
0.26
s
Bus-free time
tBUF
2.7 V
 EVDD0  5.5 V
0.5
s
Notes 1.
The first clock pulse is generated after this period when the start/restart condition is detected.
2.
The maximum value (MAX.) of tHD:DAT is during normal transfer and a wait state is inserted in the ACK
(acknowledge) timing.
Caution
The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection
register (PIOR) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the
values in the redirect destination.
Remark
The maximum value of Cb (communication line capacitance) and the value of Rb (communication line
pull-up resistor) at that time in each mode are as follows.
Fast mode plus: Cb = 120 pF, Rb = 1.1 k
IICA serial transfer timing
tLOW
tR
tBUF
tHIGH
tF
tHD:STA
Stop
condition
Start
condition
Restart
condition
Stop
condition
tSU:DAT
tSU:STA
tSU:STO
tHD:STA
tHD:DAT
SCLAn
SDAAn
Remark
n = 0, 1
<R>



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com