数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD9957/PCBZ 数据表(PDF) 17 Page - Analog Devices

部件名 AD9957/PCBZ
功能描述  1 GSPS Quadrature Digital Upconverter
PDF  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9957/PCBZ 数据表(HTML) 17 Page - Analog Devices

Back Button AD9957/PCBZ Datasheet HTML 13Page - Analog Devices AD9957/PCBZ Datasheet HTML 14Page - Analog Devices AD9957/PCBZ Datasheet HTML 15Page - Analog Devices AD9957/PCBZ Datasheet HTML 16Page - Analog Devices AD9957/PCBZ Datasheet HTML 17Page - Analog Devices AD9957/PCBZ Datasheet HTML 18Page - Analog Devices AD9957/PCBZ Datasheet HTML 19Page - Analog Devices AD9957/PCBZ Datasheet HTML 20Page - Analog Devices AD9957/PCBZ Datasheet HTML 21Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 62 page
background image
AD9957
Data Sheet
Rev. E | Page 16 of 61
MODES OF OPERATION
OVERVIEW
The AD9957 has three basic operating modes.
Quadrature modulation (QDUC) mode (default)
Interpolating DAC mode
Single tone mode
The active mode is selected via the operating mode bits in
Control Function Register 1 (CFR1). Single tone mode allows
the device to operate as a sinusoidal generator with the DDS
driving the DAC directly.
Interpolating DAC mode bypasses the DDS, allowing the user
to deliver baseband data to the device at a sample rate lower
than that of the DAC. An internal chain of rate interpolation
filters the user data and upsamples to the DAC sample rate.
Combined, the filters provide for programmable rate interpola-
tion while suppressing spectral images and retaining the original
baseband spectrum.
QDUC mode employs both the DDS and the rate interpolation
filters. In this case, two parallel banks of rate interpolation
filters allow baseband processing of in-phase and quadrature
(I/Q) signals with the DDS providing the carrier signal to be
modulated by the baseband signals. A detailed block diagram of
the AD9957 is shown in Figure 25.
The inverse sinc filter is available in all three modes.
PDCLK
I/Q IN
DAC_RSET
IOUT
IOUT
TxENABLE
FTW
PW
DAC GAIN
θ
CLOCK
8
SYSCLK
PLL
÷2
REF_CLK
REF_CLK
REFCLK_OUT
XTAL_SEL
PARALLEL DATA
TIMING AND CONTROL
AD9957
ω
cos (ωt+θ)
sin (ωt+θ)
2
2
DDS
AUX
DAC
8-BIT
POWER
DOWN
CONTROL
RAM
SERIAL I/O
PORT
PROGRAMMING
REGISTERS
3
IQ
IS QS
18
I
Q
IS
QS
18
18
16
16
OSK
INTERNAL CLOCK TIMING AND CONTROL
DAC
14-BIT
OUTPUT
SCALE
FACTOR
Figure 25. Detailed Block Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com