DS3153N datasheet(29/60 Pages) DALLAS

29 / 60 page

DS3151/DS3152/DS3153/DS3154 Single/Dual/Triple/Quad DS3/E3/STS-1 LIUs

29 of 60

Loopbacks. Each LIU has three internal loopbacks. See Figure 3-1 and Figure 3-2. The LLB and RLB pins

(hardware mode) or LLB and RLB control bits (CPU bus mode) enable these loopbacks. When LLB = RLB = 0,

loopbacks are disabled. Setting RLB = 1 with LLB = 0 enables remote loopback, which loops recovered clock and

data back through the LIU transmitter. During remote loopback, recovered clock and data are output on RCLK,

RPOS/RDAT, and RNEG/RLCV, but the TPOS/TDAT and TNEG pins are ignored. Setting LLB = 1 with RLB = 0

enables analog local loopback, which loops the outgoing transmit signal back to the receiver’s analog front end.

Setting LLB = RLB = 1 enables digital local loopback, which loops digital transmit clock and data back to the

receiver’s digital circuitry, including the LOS detector, the B3ZS/HDB3 decoder, and the PRBS detector. When

either of the local loopbacks is enabled, the transmit signal is output normally on TXP/TXN, but the received signal

on RXP/RXN is ignored.

Figure 8-1. PRBS Output with Normal RCLK Operation

Figure 8-2. PRBS Output with Inverted RCLK Operation

9. JITTER ATTENUATOR

Each LIU contains an on-board jitter attenuator that can be placed in the receive path or the transmit path or can

be disabled. The TJA and RJA pins (hardware mode) or the TJA and RJA control bits (CPU bus mode) specify how

the jitter attenuator is used. Setting TJA = RJA = 0 disables the jitter attenuator. To use the jitter attenuator in the

receive path, set RJA = 1 (with TJA = 0). To use it in the transmit path, set TJA = 1. Figure 9-1 shows the minimum

jitter attenuation for the device when the jitter attenuator is enabled. Figure 9-1 also shows the receive jitter transfer

when the jitter attenuator is disabled.

The jitter attenuator consists of a narrowband PLL to retime the selected clock, a 16 x 2-bit FIFO to buffer the

associated data while the clock is being retimed, and logic to prevent FIFO over/underflow in the presence of very

large jitter amplitudes.

The jitter attenuator requires a transmission-quality master clock (i.e.,

±20ppm frequency accuracy and low jitter).

When enabled in the receive path, the JA can obtain its master clock from the appropriate MCLK pin or the TCLK

pin. If the signal on the MCLK pin is toggling, the JA uses the signal on the MCLK pin as its master clock. If the

MCLK pin is high, the JA uses the signal on the TCLK pin as its master clock. When enabled in the transmit path,

PRBS DETECTOR

IS NOT IN SYNC

PRBS DETECTOR IS IN SYNC; THE

PRBS PIN PULSES HIGH FOR EACH BIT

ERROR DETECTED

RCLK

PRBS

RCINV = 0

RCLK

PRBS

PRBS DETECTOR

IS NOT IN SYNC

PRBS DETECTOR IS IN SYNC; THE

PRBS PIN PULSES HIGH FOR EACH BIT

ERROR DETECTED

RCINV = 1

DS3153N 数据表(PDF) 29 Page - Dallas Semiconductor

DS3153N 数据表(HTML) 29 Page - Dallas Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

数据表下载