数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DS3153N 数据表(PDF) 38 Page - Dallas Semiconductor

部件名 DS3153N
功能描述  Single/Dual/Triple/Quad DS3/E3/STS-1 LIUs
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  DALLAS [Dallas Semiconductor]
网页  https://www.maximintegrated.com/en.html
标志 DALLAS - Dallas Semiconductor

DS3153N 数据表(HTML) 38 Page - Dallas Semiconductor

Back Button DS3153N Datasheet HTML 34Page - Dallas Semiconductor DS3153N Datasheet HTML 35Page - Dallas Semiconductor DS3153N Datasheet HTML 36Page - Dallas Semiconductor DS3153N Datasheet HTML 37Page - Dallas Semiconductor DS3153N Datasheet HTML 38Page - Dallas Semiconductor DS3153N Datasheet HTML 39Page - Dallas Semiconductor DS3153N Datasheet HTML 40Page - Dallas Semiconductor DS3153N Datasheet HTML 41Page - Dallas Semiconductor DS3153N Datasheet HTML 42Page - Dallas Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 60 page
background image
DS3151/DS3152/DS3153/DS3154 Single/Dual/Triple/Quad DS3/E3/STS-1 LIUs
38 of 60
Table 13-C. Framer Interface Timing
(VDD = 3.3V
±5%, TA = -40°C to +85°C.) (Figure 13-1 and Figure 13-2)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
(Note 4)
22.4
(Note 5)
29.1
RCLK/TCLK Clock Period
t1
(Note 6)
19.3
ns
RCLK Duty Cycle
t2/t1, t3/t1
(Notes 7, 8)
45
50
55
%
TCLK Duty Cycle
t2/t1, t3/t1
(Note 8)
30
70
%
MCLK Duty Cycle
t2/t1, t3/t1
(Note 8)
30
70
%
TPOS/TDAT, TNEG to TCLK Setup
Time
t4
(Notes 8, 9)
2
ns
TPOS/TDAT, TNEG Hold Time
t5
(Notes 8, 9)
2
ns
RCLK to RPOS/RDAT, RNEG/RLCV,
and PRBS Value Change
t6
(Notes 7, 8, 10)
2
6
ns
RCLK Rise and Fall Time
t7
(Notes 8, 11)
5
ns
TCLK Rise and Fall Time
t8
(Notes 8, 12)
5
ns
Note 4: DS3 mode.
Note 5: E3 mode.
Note 6: STS-1 mode.
Note 7: Outputs loaded with 25pF, measured at 50% threshold.
Note 8: Not tested during production test.
Note 9: When TCINV = 0, TPOS/TDAT and TNEG are sampled on the rising edge of TCLK. When TCINV = 1, TPOS/TDAT and TNEG are
sampled on the falling edge of TCLK.
Note 10: When RCINV = 0, RPOS/RDAT and RNEG/RLCV are updated on the falling edge of RCLK. When RCINV = 1, RPOS/RDAT and
RNEG/RLCV are updated on the rising edge of RCLK.
Note 11: Outputs loaded with 25pF, measured between VOL (max) and VOH (min).
Note 12: Measured between VIL (max) and VIH (min).
Figure 13-1. Transmitter Framer Interface Timing Diagram
TCLK (INVERTED)
TPOS/TDAT,
TNEG
t4
t5
t1
t2
t3
TCLK (NORMAL)
t8



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com