S29AS016J datasheet(44/59 Pages) CYPRESS

44 / 59 page

Document Number: 002-01122 Rev.*L

Page 44 of 59

S29AS016J

18. AC Characteristics

18.1

Read Operations

Notes

1. Not 100% tested.

2. See Figure 16.1 on page 43 and Table on page 43 for test specifications.

3. tRC must be same or longer than 70 ns right before read access to the flash (for devices with model numbers 01 and 02 only).

Figure 18.1 Read Operations Timings

Parameter

Description

Speed Options

JEDEC

Std

Test Setup

Unit

tAVAV

tRC

Read Cycle Time (Note 1)

Min

tAVQV

tACC

Address to Output Delay

CE# = VIL

OE# = VIL

Max

tELQV

tCE

Chip Enable to Output Delay

OE# = VIL

Max

tGLQV

tOE

Output Enable to Output Delay

Max

tEHQZ

tDF

Chip Enable to Output High-Z (Note 1)

Max

tGHQZ

tDF

Output Enable to Output High-Z (Note 1)

Max

tOEH

Output Enable

Hold Time (Note 1)

Read

Min

Toggle and

Data# Polling

Min

tAXQX

tOH

Output Hold Time From Addresses, CE# or OE#,

Whichever Occurs First (Note 1)

Min

tCE

Outputs

WE#

Addresses

CE#

OE#

HIGH Z

Output Valid

HIGH Z

Addresses Stable

tRC

tACC

tOEH

tOE

0 V

RY/BY#

RESET#

tDF

tSR/W

tOH

S29AS016J 数据表(PDF) 44 Page - Cypress Semiconductor

S29AS016J 数据表(HTML) 44 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59

数据表下载