| 数据搜索系统,热门电子元器件搜索 |
|
AD9577BCPZ-R7 数据表(PDF) 38 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9577BCPZ-R7 数据表(HTML) 38 Page - Analog Devices |
|
38 / 44 page ![]() AD9577 Data Sheet Rev. A | Page 38 of 44 I2C INTERFACE TIMING AND INTERNAL REGISTER DESCRIPTION 1 0 0 0 0 0 0 X SLAVE ADDRESS [6:0] R/W CTRL 0 = WR 1 = RD Figure 44. Slave Address Configuration S SLAVE ADDR, LSB = 0 (WR) A(S) A(S) A(S) DATA SUB ADDR A(S) P DATA Figure 45. I2C Write Data Transfer S S = START BIT P = STOP BIT A(S) = ACKNOWLEDGE BY SLAVE A(M) = ACKNOWLEDGE BY MASTER A(M) = LACK OF ACKNOWLEDGE BY MASTER S SLAVE ADDR, LSB = 0 (WR) SLAVE ADDR, LSB = 1 (RD) A(S) A(S) SUB ADDR A(S) DATA A(M) DATA P A(M) Figure 46. I2C Read Data Transfer START BIT S STOP BIT P ACK ACK WR ACK D0 D7 A0 A7 A5 A6 SLADDR[4:0] SLAVE ADDRESS SUB ADDRESS DATA SUB ADDR[6:1] DATA[6:1] SCL SDA Figure 47. I2C Data Transfer Timing tBUF SDA SS P S SCL tF tLOW tR tF tHD;STA tHD;DAT tSU;DAT tHIGH tSU;STA tSU;STO tHD;STA tR Figure 48. I2C Port Timing Diagram |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |