数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

AD9577BCPZ-R7 数据表(PDF) 17 Page - Analog Devices

部件名 AD9577BCPZ-R7
功能描述  Clock Generator with Dual PLLs, Spread Spectrum, and Margining
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9577BCPZ-R7 数据表(HTML) 17 Page - Analog Devices

Back Button AD9577BCPZ-R7 Datasheet HTML 13Page - Analog Devices AD9577BCPZ-R7 Datasheet HTML 14Page - Analog Devices AD9577BCPZ-R7 Datasheet HTML 15Page - Analog Devices AD9577BCPZ-R7 Datasheet HTML 16Page - Analog Devices AD9577BCPZ-R7 Datasheet HTML 17Page - Analog Devices AD9577BCPZ-R7 Datasheet HTML 18Page - Analog Devices AD9577BCPZ-R7 Datasheet HTML 19Page - Analog Devices AD9577BCPZ-R7 Datasheet HTML 20Page - Analog Devices AD9577BCPZ-R7 Datasheet HTML 21Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 44 page
background image
Data Sheet
AD9577
Rev. A | Page 17 of 44
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
NOTES
1. THE EXPOSED PADDLE ON THIS PACKAGE IS AN ELECTRICAL CONNECTION
AS WELL AS A THERMAL ENHANCEMENT. FOR THE DEVICE TO FUNCTION
PROPERLY, THE PADDLE MUST BE ATTACHED TO GROUND (GND). IT IS
RECOMMENDED THAT A MINIMUM OF NINE VIAS BE USED TO CONNECT THE
PADDLE TO THE PRINTED CIRCUIT BOARD (PCB) GROUND PLANE.
PIN 1
INDICATOR
1
VSCA
2
VSI2C
3
REFOUT
4
VSREFOUT
5
VSX
6
REFCLK
7
XT2
8
XT1
9
REFSEL
10
VSCB
23 OUT3P
24 VSFB
25 VSM
26 SSCG
27 VSFA
28 OUT1N
29 OUT1P
30 VSOB1A
22 OUT3N
21 VSOB3B
TOP VIEW
(Not to Scale)
AD9577
Figure 5. Pin Configuration
Table 15. Pin Function Descriptions
Pin No.
Mnemonic
Description
1
VSCA
PLL1 Power Supply.
2
VSI2C
I2C Digital Power Supply.
3
REFOUT
CMOS Reference Output.
4
VSREFOUT
Reference Output Buffer Power Supply.
5
VSX
Crystal Oscillator and Input Reference Power Supply.
6
REFCLK
Reference Clock Input. Tie low when not in use.
7, 8
XT2, XT1
External 19.44 MHz to 27 MHz Crystal. Leave unconnected when not in use.
9
REFSEL
Logic Input. Use this pin to select the reference source. Internal 30 kΩ pull-up resistor.
10
VSCB
PLL2 Analog Power Supply.
11
TST1B
Test Pin. Connect this pin to Pin 13 (LDO).
12
TST2B
Test Pin. Connect this pin to Pin 13 (LDO).
13
LDO
This pin is for bypassing the PLL2 LDO to ground with a 220 nF capacitor.
14
VSVB
PLL2 VCO Power Supply.
15, 16, 35, 36
GND
Ground.
17
OUT2N
LVPECL/LVDS/CMOS Clock Output.
18
OUT2P
LVPECL/LVDS/CMOS Clock Output.
19
VSOB2B
Output Port OUT2 Power Supply.
20
MARGIN
Logic 1 sets the margining frequency on the clock output pins. Internal 30 kΩ pull-down resistor.
21
VSOB3B
Output Port OUT3 Power Supply.
22
OUT3N
LVPECL/LVDS/CMOS Clock Output.
23
OUT3P
LVPECL/LVDS/CMOS Clock Output.
24
VSFB
PLL2 Analog Power Supply.
25
VSM
PLL2 Digital Power Supply.
26
SSCG
Logic 1 enables spread spectrum operation of PLL2. Internal 30 kΩ pull-down resistor.
27
VSFA
PLL1 Analog Power Supply.
28
OUT1N
LVPECL/LVDS/CMOS Clock Output.
29
OUT1P
LVPECL/LVDS/CMOS Clock Output.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com