| 数据搜索系统,热门电子元器件搜索 |
|
AD9119BBCZ 数据表(PDF) 5 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9119BBCZ 数据表(HTML) 5 Page - Analog Devices |
|
5 / 66 page ![]() Data Sheet AD9119/AD9129 Rev. B | Page 5 of 66 SERIAL PORT AND CMOS PIN SPECIFICATIONS VDDA = VDD = 1.8 V, VSSA = −1.5 V, IOUTFS = 33 mA, TA = −40°C to +85°C. Table 4. Parameter Symbol Test Comments/Conditions Min Typ Max Unit WRITE OPERATION See Figure 126 SCLK Clock Rate fSCLK, 1/tSCLK 20 MHz SCLK Clock High tHIGH 20 ns SCLK Clock Low tLOW 20 ns SDIO to SCLK Setup Time tDS 10 ns SCLK to SDIO Hold Time tDH 5 ns CS to SCLK Setup Time tS 10 ns SCLK to CS Hold Time tH 5 ns READ OPERATION See Figure 127 SCLK Clock Rate fSCLK, 1/tSCLK 20 MHz SCLK Clock High tHIGH 20 ns SCLK Clock Low tLOW 20 ns SDIO to SCLK Setup Time tDS 10 ns SCLK to SDIO Hold Time tDH 5 ns CS to SCLK Setup Time tS 10 ns SCLK to SDIO (or SDO) Data Valid Time tDV 10 ns CS to SDIO (or SDO) Output Valid to High-Z tEZ 2 INPUTS (SDI, SDIO, SCLK, CS) Voltage In High VIH 1.2 1.8 V Voltage In Low VIL 0 0.4 V Current In High IIH +75 µA Current In Low IIL −150 µA OUTPUTS (SDIO, SYNC) Voltage Out High VOH 1.3 2.0 V Voltage Out Low VOL 0 0.3 V Current Out High IOH 4 mA Current Out Low IOL 4 mA |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |