| 数据搜索系统,热门电子元器件搜索 |
|
AD9119BBCZ 数据表(PDF) 58 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9119BBCZ 数据表(HTML) 58 Page - Analog Devices |
|
58 / 66 page ![]() AD9119/AD9129 Data Sheet Rev. B | Page 58 of 66 Interrupt Status Register1 Address: 0x06, Reset: 0x00, Name: IRQ Request 1 Table 23. Bit Descriptions for IRQ Request 1 Bits Bit Name Description Reset Access 7 Reserved Reserved 0 R/W 6 AED pass interrupt status Indicates that the AED logic has captured eight valid samples 0 R/W 5 AED fail interrupt status Indicates that the AED logic has detected a miscompare 0 R/W 4 SED fail interrupt status Indicates that the SED logic has detected a miscompare 0 R/W 3 Parity error falling edge status Indicates a parity fault due to data captured on the falling edge 0 R/W 2 Parity error rising edge status Indicates a parity fault due to data captured on the rising edge 0 R/W 1 Reserved Reserved 0 R/W 0 Reserved Reserved 0 R/W Frame Pin Usage Register Address: 0x07, Reset: 0x00, Name: Frame Pin Usage Table 24. Bit Descriptions for Frame Pin Usage Bits Bit Name Description Reset Access 7 Reserved Reserved 0 R/W 6 Reserved Reserved 0 R/W 5 ParUsage 1: FRM_x pin is in parity mode, and parity is enabled Note that parity must be enabled, and the type must be chosen in Register 0x5C[7:6] 0 R 4 FrmUsage 1: FRM_x pin is in frame mode and enable pin framing (Register 0x11[5] = 1b) is enabled 0 R 3 Reserved Reserved 0 R 2 Reserved Reserved 0 R [1:0] FRM_x pin usage mode 3: reserved 2: frame 1: parity 0: no effect 0x0 R/W Reserved_0 Register Address: 0x08, Reset: 0x58, Name: Reserved_0 Table 25. Bit Descriptions for Reserved_0 Bits Bit Name Description Reset Access [7:0] Reserved Must keep default (reset) value; reserved 0x58 R Data Receiver Control 0 Register Address: 0x0A, Reset: 0x40, Name: Data Ctrl 0 Table 26. Bit Descriptions for Data Ctrl 0 Bits Bit Name Description Reset Access 7 DLL enable 1: enables DLL 0: disables DLL 0 R/W 6 Duty cycle correction enable 1: enables duty cycle correction 0: disables duty cycle correction 1 R/W 5 Reserved Reserved 0 R/W 4 Reserved Reserved 0 R/W [3:0] Phase offset Locked phase = 90° ± n × 11.25°, where n is the 4-bit signed magnitude number 0x0 R/W |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |