SSM2517CBZ-R7 datasheet(3/16 Pages) AD

3 / 16 page

Data Sheet

SSM2517

Rev. B | Page 3 of 16

SPECIFICATIONS

PVDD = 5.0 V, VDD = 1.8 V, fS = 128×, TA = 25°C, RL = 8 Ω + 33 μH, unless otherwise noted. When fS = 128×, PDM clock = 6.144 MHz;

when fS = 64×, PDM clock = 3.072 MHz.

Table 1.

Parameter

Symbol

Test Conditions/Comments

Min

Typ

Max

Unit

DEVICE CHARACTERISTICS

Output Power

f = 1 kHz, BW = 20 kHz

RL = 4 Ω, THD = 1%, PVDD = 5.0 V

2.4

RL = 8 Ω, THD = 1%, PVDD = 5.0 V

1.38

RL = 4 Ω, THD = 1%, PVDD = 3.6 V

1.2

RL = 8 Ω, THD = 1%, PVDD = 3.6 V

0.7

RL = 4 Ω, THD = 10%, PVDD = 3.6 V

1.5

RL = 8 Ω, THD = 10%, PVDD = 3.6 V

0.9

Total Harmonic Distortion Plus Noise

THD + N

f = 1 kHz, BW = 20 kHz

PO = 100 mW into 8 Ω, PVDD = 3.6 V

0.035

PO = 500 mW into 8 Ω, PVDD = 3.6 V

0.1

PO = 1 W into 8 Ω, PVDD = 5.0 V

0.12

RL = 4 Ω, −6 dBFS input, PVDD = 5.0 V

3.6

RL = 8 Ω, −6 dBFS input, PVDD = 5.0 V

1.0

RL = 4 Ω, −6 dBFS input, PVDD = 3.6 V

5.2

RL = 8 Ω, −6 dBFS input, PVDD = 3.6 V

2.3

Efficiency

PO = 2.4 W into 4 Ω, PVDD = 5.0 V

PO = 1.38 W into 8 Ω, PVDD = 5.0 V

Average Switching Frequency

fSW

No input

290

kHz

Closed-Loop Gain

Gain

−6 dBFS PDM input, BTL output,

f = 1 kHz

PVDD = 3.6 V

3.5

PVDD = 5.0 V

4.78

Differential Output Offset Voltage

VOOS

Gain = 6 dB

0.5

Low Power Mode Wake Time

tWAKE

0.5

Input Sampling Frequency

fS = 64×

1.84

3.072

3.23

MHz

fS = 128×

3.68

6.144

6.46

MHz

POWER SUPPLY

Supply Voltage Range

Amplifier Power Supply

PVDD

2.5

3.6

5.5

Digital Power Supply

VDD

1.62

1.8

3.6

Power Supply Rejection Ratio

PSRRGSM

VRIPPLE = 100 mV at 217 Hz

Supply Current, H-Bridge

IPVDD

Dither input, 8 Ω + 33 μH load

PVDD = 5.0 V, fS = 64×

3.1

PVDD = 5.0 V, fS = 128×

3.2

PVDD = 3.6 V, fS = 64×

2.6

PVDD = 3.6 V, fS = 128×

2.7

PVDD = 2.5 V, fS = 64×

2.2

PVDD = 2.5 V, fS = 128×

2.3

Standby Current

PVDD = 5.0 V

0.0

Power-Down Current

100

Supply Current, Modulator

IVDD

Dither input, 8 Ω + 33 μH load

VDD = 3.3 V, fS = 64×

1.3

VDD = 3.3 V, fS = 128×

2.4

VDD = 1.8 V, fS = 64×

0.6

VDD = 1.8 V, fS = 128×

1.2

SSM2517CBZ-R7 数据表(PDF) 3 Page - Analog Devices

SSM2517CBZ-R7 数据表(HTML) 3 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

数据表下载