MT7697 datasheet(7/81 Pages) ETC2

7 / 81 page

MT7697

Internet-of-Things Wireless Connectivity

Page 7 of 81

This document contains information that is proprietary to MediaTek Inc. (“MediaTek”) and/or its licensor(s).

Any unauthorized use, reproduction or disclosure of this document in whole or in part is strictly prohibited.

Table 4-2. Recommended Operating Range .........................................................................................65

Table 4-3. DC Characteristics................................................................................................................. 65

Table 4-4. XTAL Oscillator Requirements ..............................................................................................66

Table 4-5. PMU Electrical Characteristics..............................................................................................66

Table 4-6. Auxiliary ADC Specifications ................................................................................................67

Table 4-7. Thermal Characteristics........................................................................................................ 69

Table 5-1. Pin Map ................................................................................................................................ 70

Table 5-2. Pin Descriptions.................................................................................................................... 71

Table 5-3. Pin Multiplexing.................................................................................................................... 73

Table 5-4. Boostrap Option– Flash Access Mode..................................................................................78

Table 5-5. Bootstrap Option – XTAL Clock Mode ..................................................................................79

Table 5-6. Bootstrap Option – 32KHz Clock Mode................................................................................79

Table 5-7. Bookstrap Option — Chip Mode ..........................................................................................79

Table 5-8. Ordering Information ........................................................................................................... 80

List of Figures

Figure 1-1. System-on-Chip Block Diagram...........................................................................................11

Figure 2-1. Chip Power Block Diagram.................................................................................................. 12

Figure 2-2. MT7697 Power State........................................................................................................... 14

Figure 2-3. Clock Generation Block Diagram.........................................................................................17

Figure 2-4. Clock Domains in N9 and CM4 Peripherals.........................................................................19

Figure 2-5. Reset Structure ................................................................................................................... 20

Figure 2-6. CM4 Subsystem – Bus Fabric ..............................................................................................22

Figure 2-7. Virtual FIFO Concept ........................................................................................................... 24

Figure 2-8. PMU Power-on Sequence ................................................................................................... 30

Figure 2-9. WDT Structure .................................................................................................................... 31

Figure 2-10. Sleep/Wakeup Sequence ................................................................................................. 32

Figure 2-11. AGPIO/GPIO Block Diagram (Left: AGPIO; Right: GPIO)....................................................39

Figure 2-12. AGPIO Configured as Output Multiplexing ......................................................................40

Figure 2-13. AGPIO Configured as Input Multiplexing ..........................................................................41

MT7697 数据表(PDF) 7 Page - List of Unclassifed Manufacturers

MT7697 数据表(HTML) 7 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

数据表下载